/freebsd/sys/contrib/device-tree/src/arm/nxp/imx/ |
H A D | imx53-ppd.dts | 63 reg = <0x70000000 0x20000000>, 64 <0xb0000000 0x20000000>; 69 #clock-cells = <0>; 75 #clock-cells = <0>; 106 pinctrl-0 = <&pinctrl_usb_otg_vbus>; 125 pinctrl-0 = <&pinctrl_usbh2_vbus>; 136 pinctrl-0 = <&pinctrl_usbh3_vbus>; 170 pwms = <&pwm2 0 50000 0>; 171 brightness-levels = <0 2 5 7 10 12 15 17 20 22 25 28 30 33 35 180 default-brightness-level = <0>; [all …]
|
H A D | imx53-cx9020.dts | 20 reg = <0x70000000 0x20000000>, 21 <0xb0000000 0x20000000>; 24 display-0 { 26 #size-cells = <0>; 30 pinctrl-0 = <&pinctrl_ipu_disp0>; 32 port@0 { 33 reg = <0>; 66 #size-cells = <0>; [all...] |
H A D | imx53-qsb-common.dtsi | 15 reg = <0x70000000 0x20000000>, 16 <0xb0000000 0x20000000>; 21 pwms = <&pwm2 0 5000000 0>; 22 brightness-levels = <0 4 8 16 32 64 128 255>; 29 pinctrl-0 = <&pinctrl_ipu_disp0>; 32 #size-cells = <0>; 35 port@0 { 36 reg = <0>; 79 pinctrl-0 = <&led_pin_gpio7_7>; 83 gpios = <&gpio7 7 0>; [all …]
|
H A D | imx51-zii-rdu1.dts | 21 reg = <0x90000000 0>; 31 #clock-cells = <0>; 38 pinctrl-0 = <&pinctrl_clk26mhz>; 40 #clock-cells = <0>; 47 pinctrl-0 = <&pinctrl_usbgate26mhz>; 49 #clock-cells = <0>; 56 pinctrl-0 = <&pinctrl_sndgate26mhz>; 58 #clock-cells = <0>; 81 pinctrl-0 [all...] |
H A D | imx6dl-pinfunc.h | 13 #define MX6QDL_PAD_CSI0_DAT10__IPU1_CSI0_DATA10 0x04c 0x360 0x000 0x0 0x0 14 #define MX6QDL_PAD_CSI0_DAT10__AUD3_RXC 0x04c 0x360 0x000 0x1 0x0 15 #define MX6QDL_PAD_CSI0_DAT10__ECSPI2_MISO 0x04c 0x360 0x7f8 0x2 0x0 16 #define MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA 0x04c 0x360 0x000 0x3 0x0 17 #define MX6QDL_PAD_CSI0_DAT10__UART1_RX_DATA 0x04c 0x360 0x8fc 0x3 0x0 18 #define MX6QDL_PAD_CSI0_DAT10__GPIO5_IO28 0x04c 0x360 0x000 0x5 0x0 19 #define MX6QDL_PAD_CSI0_DAT10__ARM_TRACE07 0x04c 0x360 0x000 0x7 0x0 20 #define MX6QDL_PAD_CSI0_DAT11__IPU1_CSI0_DATA11 0x050 0x364 0x000 0x0 0x0 21 #define MX6QDL_PAD_CSI0_DAT11__AUD3_RXFS 0x050 0x364 0x000 0x1 0x0 22 #define MX6QDL_PAD_CSI0_DAT11__ECSPI2_SS0 0x050 0x364 0x800 0x2 0x0 [all …]
|
H A D | imxrt1170-pinfunc.h | 10 #define IMX_PAD_SION 0x40000000 17 #define IOMUXC_GPIO_LPSR_00_FLEXCAN3_TX 0x000 0x040 0x0 0x0 0x0 18 #define IOMUXC_GPIO_LPSR_00_MIC_CLK 0x000 0x040 0x0 0x1 0x0 19 #define IOMUXC_GPIO_LPSR_00_MQS_RIGHT 0x000 0x040 0x0 0x2 0x0 20 #define IOMUXC_GPIO_LPSR_00_ARM_CM4_EVENTO 0x000 0x040 0x0 0x3 0x0 21 #define IOMUXC_GPIO_LPSR_00_GPIO_MUX6_IO00 0x000 0x040 0x0 0x5 0x0 22 #define IOMUXC_GPIO_LPSR_00_LPUART12_TXD 0x000 0x040 0x0B0 0x6 0x0 23 #define IOMUXC_GPIO_LPSR_00_SAI4_MCLK 0x000 0x040 0x0C8 0x7 0x0 24 #define IOMUXC_GPIO_LPSR_00_GPIO12_IO00 0x000 0x040 0x0 0xA 0x0 26 #define IOMUXC_GPIO_LPSR_01_FLEXCAN3_RX 0x004 0x044 0x080 0x0 0x0 [all …]
|
H A D | imxrt1050-pinfunc.h | 10 #define IMX_PAD_SION 0x40000000 17 #define MXRT1050_IOMUXC_GPIO_EMC_00_SEMC_DA00 0x014 0x204 0x000 0x0 0x0 18 #define MXRT1050_IOMUXC_GPIO_EMC_00_FLEXPWM4_PWM0_A 0x014 0x204 0x494 0x1 0x0 19 #define MXRT1050_IOMUXC_GPIO_EMC_00_LPSPI2_SCK 0x014 0x204 0x500 0x2 0x1 20 #define MXRT1050_IOMUXC_GPIO_EMC_00_XBAR_INOUT2 0x014 0x204 0x60C 0x3 0x0 21 #define MXRT1050_IOMUXC_GPIO_EMC_00_FLEXIO1_D00 0x014 0x204 0x000 0x4 0x0 22 #define MXRT1050_IOMUXC_GPIO_EMC_00_GPIO4_IO00 0x014 0x204 0x000 0x5 0x0 24 #define MXRT1050_IOMUXC_GPIO_EMC_01_SEMC_DA01 0x018 0x208 0x000 0x0 0x0 25 #define MXRT1050_IOMUXC_GPIO_EMC_01_FLEXPWM4_PWM0_B 0x018 0x208 0x000 0x1 0x0 26 #define MXRT1050_IOMUXC_GPIO_EMC_01_LPSPI2_PCS0 0x018 0x208 0x4FC 0x2 0x1 [all …]
|
/freebsd/sys/dev/bxe/ |
H A D | bxe_dump.h | 33 #define DRV_DUMP_XSTORM_WAITP_ADDRESS 0x2b8a80 34 #define DRV_DUMP_TSTORM_WAITP_ADDRESS 0x1b8a80 35 #define DRV_DUMP_USTORM_WAITP_ADDRESS 0x338a80 36 #define DRV_DUMP_CSTORM_WAITP_ADDRESS 0x238a80 56 #define BNX2X_DUMP_VERSION 0x61111111 76 static const uint32_t page_vals_e2[] = {0, 128}; 79 {0x58000, 4608, DUMP_CHIP_E2, 0x30} 85 static const uint32_t page_vals_e3[] = {0, 128}; 88 {0x58000, 4608, DUMP_CHIP_E3A0 | DUMP_CHIP_E3B0, 0x30} 92 { 0x2000, 1, 0x1f, 0xfff}, [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/net/ |
H A D | ftgmac100.txt | 43 reg = <0x1e660000 0x180>; 52 reg = <0x1e680000 0x180>; 60 #size-cells = <0>;
|
/freebsd/sys/contrib/dev/ath/ath_hal/ar9300/ |
H A D | scorpion_reg_map.h | 77 volatile char pad__0[0x8]; /* 0x0 - 0x8 */ 78 volatile u_int32_t MAC_DMA_CR; /* 0x8 - 0xc */ 79 volatile char pad__1[0x8]; /* 0xc - 0x14 */ 80 volatile u_int32_t MAC_DMA_CFG; /* 0x14 - 0x18 */ 81 volatile u_int32_t MAC_DMA_RXBUFPTR_THRESH; /* 0x18 - 0x1c */ 82 volatile u_int32_t MAC_DMA_TXDPPTR_THRESH; /* 0x1c - 0x20 */ 83 volatile u_int32_t MAC_DMA_MIRT; /* 0x20 - 0x24 */ 84 volatile u_int32_t MAC_DMA_GLOBAL_IER; /* 0x24 - 0x28 */ 85 volatile u_int32_t MAC_DMA_TIMT; /* 0x28 - 0x2c */ 86 volatile u_int32_t MAC_DMA_RIMT; /* 0x2c - 0x30 */ [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/powerpc/fsl/ |
H A D | dma.txt | 14 - cell-index : controller index. 0 for controller @ 0x8100 21 - cell-index : DMA channel index starts at 0. 33 reg = <0x82a8 4>; 34 ranges = <0 0x8100 0x1a4>; 37 cell-index = <0>; 38 dma-channel@0 { 40 cell-index = <0>; 41 reg = <0 0x80>; 48 reg = <0x80 0x80>; 55 reg = <0x100 0x80>; [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/freescale/ |
H A D | imx8mq-pinfunc.h | 15 #define MX8MQ_IOMUXC_PMIC_STBY_REQ_CCMSRCGPCMIX_PMIC_STBY_REQ 0x014 0x27C 0x000 0x0 0… 16 #define MX8MQ_IOMUXC_PMIC_ON_REQ_SNVSMIX_PMIC_ON_REQ 0x018 0x280 0x000 0x0 0… 17 #define MX8MQ_IOMUXC_ONOFF_SNVSMIX_ONOFF 0x01C 0x284 0x000 0x0 0… 18 #define MX8MQ_IOMUXC_POR_B_SNVSMIX_POR_B 0x020 0x288 0x000 0x0 0… 19 #define MX8MQ_IOMUXC_RTC_RESET_B_SNVSMIX_RTC_RESET_B 0x024 0x28C 0x000 0x0 0… 20 #define MX8MQ_IOMUXC_GPIO1_IO00_GPIO1_IO0 0x028 0x290 0x000 0x0 0… 21 #define MX8MQ_IOMUXC_GPIO1_IO00_CCMSRCGPCMIX_ENET_PHY_REF_CLK_ROOT 0x028 0x290 0x4C0 0x1 0… 22 #define MX8MQ_IOMUXC_GPIO1_IO00_ANAMIX_REF_CLK_32K 0x028 0x290 0x000 0x5 0… 23 #define MX8MQ_IOMUXC_GPIO1_IO00_CCMSRCGPCMIX_EXT_CLK1 0x028 0x290 0x000 0x6 0… 24 #define MX8MQ_IOMUXC_GPIO1_IO00_SJC_FAIL 0x028 0x290 0x000 0x7 0… [all …]
|
H A D | imx8mm-pinfunc.h | 14 #define MX8MM_IOMUXC_GPIO1_IO00_GPIO1_IO0 0x028 0x290 0x000 0x0 0… 15 #define MX8MM_IOMUXC_GPIO1_IO00_CCMSRCGPCMIX_ENET_PHY_REF_CLK_ROOT 0x028 0x290 0x4C0 0x1 0… 16 #define MX8MM_IOMUXC_GPIO1_IO00_ANAMIX_REF_CLK_32K 0x028 0x290 0x000 0x5 0… 17 #define MX8MM_IOMUXC_GPIO1_IO00_CCMSRCGPCMIX_EXT_CLK1 0x028 0x290 0x000 0x6 0… 18 #define MX8MM_IOMUXC_GPIO1_IO00_SJC_FAIL 0x028 0x290 0x000 0x7 0… 19 #define MX8MM_IOMUXC_GPIO1_IO01_GPIO1_IO1 0x02C 0x294 0x000 0x0 0… 20 #define MX8MM_IOMUXC_GPIO1_IO01_PWM1_OUT 0x02C 0x294 0x000 0x1 0… 21 #define MX8MM_IOMUXC_GPIO1_IO01_ANAMIX_REF_CLK_24M 0x02C 0x294 0x4BC 0x5 0… 22 #define MX8MM_IOMUXC_GPIO1_IO01_CCMSRCGPCMIX_EXT_CLK2 0x02C 0x294 0x000 0x6 0… 23 #define MX8MM_IOMUXC_GPIO1_IO01_SJC_ACTIVE 0x02C 0x294 0x000 0x7 0… [all …]
|
H A D | imx8mp-tqma8mpql-mba8mpxl.dts | 26 io-channels = <&adc 0>, <&adc 1>; 44 pinctrl-0 = <&pinctrl_backlight>; 45 pwms = <&pwm2 0 5000000 0>; 46 brightness-levels = <0 4 8 16 32 64 128 255>; 55 #clock-cells = <0>; 64 pinctrl-0 = <&pinctrl_usbcon0>; 77 pinctrl-0 = <&pinctrl_pwmfan>; 81 pwms = <&pwm3 0 40000 PWM_POLARITY_INVERTED>; 82 cooling-levels = <0 32 64 128 196 240>; 92 pinctrl-0 = <&pinctrl_gpiobutton>; [all …]
|
/freebsd/sys/dev/qat/include/common/ |
H A D | adf_gen2_hw_data.h | 10 #define ADF_BANK_INT_SRC_SEL_MASK_0 0x4444444CUL 11 #define ADF_BANK_INT_SRC_SEL_MASK_X 0x44444444UL 12 #define ADF_RING_CSR_RING_CONFIG 0x000 13 #define ADF_RING_CSR_RING_LBASE 0x040 14 #define ADF_RING_CSR_RING_UBASE 0x080 15 #define ADF_RING_CSR_RING_HEAD 0x0C0 16 #define ADF_RING_CSR_RING_TAIL 0x100 17 #define ADF_RING_CSR_E_STAT 0x14C 18 #define ADF_RING_CSR_INT_FLAG 0x170 19 #define ADF_RING_CSR_INT_SRCSEL 0x174 [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/aspeed/ |
H A D | aspeed-g6.dtsi | 48 #size-cells = <0>; 54 reg = <0xf00>; 60 reg = <0xf01>; 78 reg = <0x1e6e0000 0x174>; 79 interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>; 95 reg = <0x40461000 0x1000>, 96 <0x40462000 0x1000>, 97 <0x40464000 0x2000>, 98 <0x40466000 0x2000>; 103 reg = <0x1e600000 0x100>; [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/nxp/vf/ |
H A D | vf610-pinfunc.h | 14 #define ALT0 0x0 15 #define ALT1 0x1 16 #define ALT2 0x2 17 #define ALT3 0x3 18 #define ALT4 0x4 19 #define ALT5 0x5 20 #define ALT6 0x6 21 #define ALT7 0x7 24 #define VF610_PAD_PTA6__GPIO_0 0x000 0x000 ALT0 0x0 25 #define VF610_PAD_PTA6__RMII_CLKOUT 0x000 0x000 ALT1 0x0 [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/memory-controllers/ |
H A D | brcm,dpfe-cpu.txt | 23 reg = <0xf1132000 0x180 24 0xf1134000 0x1000 25 0xf1138000 0x4000>;
|
H A D | brcm,dpfe-cpu.yaml | 44 reg = <0xf1132000 0x180>, 45 <0xf1134000 0x1000>, 46 <0xf1138000 0x4000>;
|
/freebsd/sys/contrib/device-tree/Bindings/net/can/ |
H A D | ti_hecc.txt | 26 reg = <0x5c050000 0x80>, 27 <0x5c053000 0x180>, 28 <0x5c052000 0x200>;
|
/freebsd/sys/contrib/device-tree/include/dt-bindings/clock/ |
H A D | dm816.h | 8 #define DM816_CLKCTRL_OFFSET 0x0 12 #define DM816_USB_OTG_HS_CLKCTRL DM816_CLKCTRL_INDEX(0x58) 15 #define DM816_UART1_CLKCTRL DM816_CLKCTRL_INDEX(0x150) 16 #define DM816_UART2_CLKCTRL DM816_CLKCTRL_INDEX(0x154) 17 #define DM816_UART3_CLKCTRL DM816_CLKCTRL_INDEX(0x158) 18 #define DM816_GPIO1_CLKCTRL DM816_CLKCTRL_INDEX(0x15c) 19 #define DM816_GPIO2_CLKCTRL DM816_CLKCTRL_INDEX(0x160) 20 #define DM816_I2C1_CLKCTRL DM816_CLKCTRL_INDEX(0x164) 21 #define DM816_I2C2_CLKCTRL DM816_CLKCTRL_INDEX(0x168) 22 #define DM816_TIMER1_CLKCTRL DM816_CLKCTRL_INDEX(0x170) [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/counter/ |
H A D | ti-eqep.yaml | 62 reg = <0x180 0x80>;
|
/freebsd/sys/contrib/device-tree/Bindings/mmc/ |
H A D | sunplus,mmc.yaml | 49 reg = <0x9c003b00 0x180>; 51 clocks = <&clkc 0x4e>; 52 resets = <&rstc 0x3e>;
|
/freebsd/sys/contrib/device-tree/Bindings/ata/ |
H A D | qcom-sata.txt | 32 reg = <0x29000000 0x180>; 34 interrupts = <0 209 0x0>;
|
/freebsd/contrib/netbsd-tests/lib/libcurses/tests/ |
H A D | std_defines | 8 assign TRUE 0x01 9 assign FALSE 0x00 13 assign COLOR_BLACK 0x00 14 assign COLOR_RED 0x01 15 assign COLOR_GREEN 0x02 16 assign COLOR_YELLOW 0x03 17 assign COLOR_BLUE 0x04 18 assign COLOR_MAGENTA 0x05 19 assign COLOR_CYAN 0x06 20 assign COLOR_WHITE 0x07 [all …]
|