Home
last modified time | relevance | path

Searched +full:0 +full:x17080 (Results 1 – 6 of 6) sorted by relevance

/linux/Documentation/devicetree/bindings/interconnect/
H A Dqcom,sm6350-rpmh.yaml66 reg = <0x01500000 0x28000>;
73 reg = <0x01620000 0x17080>;
/linux/arch/powerpc/perf/
H A Dpower8-events-list.h11 EVENT(PM_CYC, 0x0001e)
12 EVENT(PM_GCT_NOSLOT_CYC, 0x100f8)
13 EVENT(PM_CMPLU_STALL, 0x4000a)
14 EVENT(PM_INST_CMPL, 0x00002)
15 EVENT(PM_BRU_FIN, 0x10068)
16 EVENT(PM_BR_MPRED_CMPL, 0x400f6)
19 EVENT(PM_LD_REF_L1, 0x100ee)
21 EVENT(PM_LD_MISS_L1, 0x3e054)
23 EVENT(PM_ST_MISS_L1, 0x300f0)
25 EVENT(PM_L1_PREF, 0x0d8b8)
[all …]
/linux/drivers/clk/qcom/
H A Dgcc-ipq5424.c53 .offset = 0x20000,
56 .enable_reg = 0xb000,
57 .enable_mask = BIT(0),
81 .offset = 0x21000,
84 .enable_reg = 0xb000,
96 { 0x1, 2 },
101 .offset = 0x21000,
116 .offset = 0x22000,
119 .enable_reg = 0xb000,
142 { P_XO, 0 },
[all …]
H A Dgcc-ipq5332.c53 .offset = 0x20000,
56 .enable_reg = 0xb000,
57 .enable_mask = BIT(0),
80 .offset = 0x20000,
93 .offset = 0x21000,
96 .enable_reg = 0xb000,
108 .offset = 0x21000,
121 .offset = 0x22000,
124 .enable_reg = 0xb000,
136 .offset = 0x22000,
[all …]
H A Dgcc-ipq9574.c58 { P_XO, 0 },
70 .offset = 0x20000,
73 .enable_reg = 0x0b000,
74 .enable_mask = BIT(0),
98 .offset = 0x20000,
112 .offset = 0x22000,
115 .enable_reg = 0x0b000,
127 .offset = 0x22000,
141 .offset = 0x21000,
144 .enable_reg = 0x0b000,
[all …]
/linux/tools/perf/pmu-events/arch/powerpc/power8/
H A Dother.json3 "EventCode": "0x1f05e",
9 "EventCode": "0x2006e",
11 …"BriefDescription": "Cycles in 2-lpar mode. Threads 0-3 belong to Lpar0 and threads 4-7 belong to …
15 "EventCode": "0x4e05e",
17 …"BriefDescription": "Number of cycles in 4 LPAR mode. Threads 0-1 belong to lpar0, threads 2-3 bel…
21 "EventCode": "0x610050",
27 "EventCode": "0x520050",
33 "EventCode": "0x620052",
39 "EventCode": "0x610052",
45 "EventCode": "0x610054",
[all …]