Home
last modified time | relevance | path

Searched +full:0 +full:x16400 (Results 1 – 6 of 6) sorted by relevance

/linux/Documentation/devicetree/bindings/interconnect/
H A Dqcom,milos-rpmh.yaml123 interconnect-0 {
131 reg = <0x016e0000 0x16400>;
H A Dqcom,sm8750-rpmh.yaml124 clk_virt: interconnect-0 {
132 reg = <0x016e0000 0x16400>;
/linux/drivers/net/ethernet/marvell/octeontx2/af/cn20k/
H A Dreg.h14 #define RVU_PF_DISC (0x0)
15 #define RVU_PRIV_PFX_DISC(a) (0x8000208 | (a) << 16)
16 #define RVU_PRIV_HWVFX_DISC(a) (0xD000000 | (a) << 12)
20 #define RVU_MBOX_AF_PFX_ADDR(a) (0x5000 | (a) << 4)
21 #define RVU_MBOX_AF_PFX_CFG(a) (0x6000 | (a) << 4)
22 #define RVU_MBOX_AF_AFPFX_TRIGX(a) (0x9000 | (a) << 3)
23 #define RVU_MBOX_AF_PFAF_INT(a) (0x2980 | (a) << 6)
24 #define RVU_MBOX_AF_PFAF_INT_W1S(a) (0x2988 | (a) << 6)
25 #define RVU_MBOX_AF_PFAF_INT_ENA_W1S(a) (0x2990 | (a) << 6)
26 #define RVU_MBOX_AF_PFAF_INT_ENA_W1C(a) (0x2998 | (a) << 6)
[all …]
/linux/drivers/interconnect/qcom/
H A Dmilos.c142 .port_offsets = { 0xc000 },
144 .urg_fwd = 0,
159 .port_offsets = { 0xf200 },
161 .urg_fwd = 0,
176 .port_offsets = { 0x10000 },
178 .urg_fwd = 0,
193 .port_offsets = { 0x14000 },
195 .urg_fwd = 0,
210 .port_offsets = { 0x12000 },
212 .urg_fwd = 0,
[all …]
/linux/arch/arm64/boot/dts/qcom/
H A Dsm8750.dtsi29 #size-cells = <0>;
31 cpu0: cpu@0 {
34 reg = <0x0 0x0>;
50 reg = <0x0 0x100>;
60 reg = <0x0 0x200>;
70 reg = <0x0 0x300>;
80 reg = <0x0 0x400>;
90 reg = <0x0 0x500>;
100 reg = <0x0 0x10000>;
116 reg = <0x0 0x10100>;
[all …]
H A Dsm8650.dtsi42 #clock-cells = <0>;
47 #clock-cells = <0>;
52 #clock-cells = <0>;
61 #clock-cells = <0>;
71 #size-cells = <0>;
73 cpu0: cpu@0 {
76 reg = <0 0>;
78 clocks = <&cpufreq_hw 0>;
88 qcom,freq-domain = <&cpufreq_hw 0>;
118 reg = <0 0x100>;
[all …]