Home
last modified time | relevance | path

Searched +full:0 +full:x14 (Results 1 – 25 of 1169) sorted by relevance

12345678910>>...47

/linux/drivers/gpu/drm/radeon/
H A Drv770_smc.c34 #define FIRST_SMC_INT_VECT_REG 0xFFD8
35 #define FIRST_INT_VECT_S19 0xFFC0
38 0x08, 0x10, 0x08, 0x10,
39 0x08, 0x10, 0x08, 0x10,
40 0x08, 0x10, 0x08, 0x10,
41 0x08, 0x10, 0x08, 0x10,
42 0x08, 0x10, 0x08, 0x10,
43 0x08, 0x10, 0x08, 0x10,
44 0x08, 0x10, 0x08, 0x10,
45 0x08, 0x10, 0x08, 0x10,
[all …]
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx7-colibri.dtsi15 brightness-levels = <0 45 63 88 119 158 203 255>;
20 pinctrl-0 = <&pinctrl_gpio_bl_on>;
22 pwms = <&pwm1 0 6666667 PWM_POLARITY_INVERTED>;
34 pinctrl-0 = <&pinctrl_usbc_det>;
40 pinctrl-0 = <&pinctrl_gpiokeys>;
111 pinctrl-0 = <&pinctrl_usbh_reg>;
151 pinctrl-0 = <&pinctrl_ecspi3 &pinctrl_ecspi3_cs>;
157 assigned-clock-rates = <0>, <100000000>;
170 pinctrl-0 = <&pinctrl_enet1>;
175 #size-cells = <0>;
[all …]
H A Dimx7d-pico-pi.dts14 pinctrl-0 = <&pinctrl_gpio_leds>;
41 #sound-dai-cells = <0>;
42 reg = <0x0a>;
53 reg = <0x38>;
55 pinctrl-0 = <&pinctrl_touchscreen>;
70 pinctrl-0 = <&pinctrl_hog>;
74 MX7D_PAD_EPDC_DATA00__GPIO2_IO0 0x14
75 MX7D_PAD_EPDC_DATA01__GPIO2_IO1 0x14
76 MX7D_PAD_EPDC_DATA02__GPIO2_IO2 0x14
77 MX7D_PAD_EPDC_DATA03__GPIO2_IO3 0x14
[all …]
H A Dimx7d-pico-hobbit.dts14 pinctrl-0 = <&pinctrl_gpio_leds>;
41 #sound-dai-cells = <0>;
42 reg = <0x0a>;
55 reg = <0x50>;
61 ads7846@0 {
62 reg = <0>;
65 interrupts = <7 0>;
69 ti,x-min = /bits/ 16 <0>;
71 ti,y-min = /bits/ 16 <0>;
86 pinctrl-0 = <&pinctrl_hog>;
[all …]
/linux/arch/arm/boot/dts/rockchip/
H A Drk3288-veyron-jerry.dts25 pinctrl-0 = <&pmic_int_l &dvs_1 &dvs_2>;
45 #size-cells = <0>;
52 0x01 0x00 0x06 0x00 0x08 0x02 0x89 0x01
53 0x24 0x00 0x67 0x09 0x14 0x01 0x00 0x0f 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0c
54 0x05 0x0c 0x06 0x0c 0x07 0x09 0x08 0x09 0x09 0x09 0x0a 0x0c 0x0b 0x0c 0x0c 0x0c
55 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x89 0x01 0x24 0x00 0x67 0x09 0x14 0x02 0x00 0x0f
56 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0c 0x05 0x0c 0x06 0x0c 0x07 0x09 0x08 0x09
57 0x09 0x09 0x0a 0x0c 0x0b 0x0c 0x0c 0x0c 0x0d 0x09 0x0e 0x09 0x0f 0x09 0x89 0x01
58 0x24 0x00 0x67 0x09 0x14 0x03 0x00 0x0f 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0c
59 0x05 0x0c 0x06 0x0c 0x07 0x09 0x08 0x09 0x09 0x09 0x0a 0x0c 0x0b 0x0c 0x0c 0x0c
[all …]
/linux/drivers/gpu/drm/amd/include/asic_reg/hdp/
H A Dhdp_5_2_1_sh_mask.h29 …HUB_TLVL__HDP_WR_TLVL__SHIFT 0x0
30 …HUB_TLVL__HDP_RD_TLVL__SHIFT 0x4
31 …HUB_TLVL__XDP_WR_TLVL__SHIFT 0x8
32 …HUB_TLVL__XDP_RD_TLVL__SHIFT 0xc
33 …UB_TLVL__XDP_MBX_WR_TLVL__SHIFT 0x10
34 …__HDP_WR_TLVL_MASK 0x0000000FL
35 …__HDP_RD_TLVL_MASK 0x000000F0L
36 …__XDP_WR_TLVL_MASK 0x00000F00L
37 …__XDP_RD_TLVL_MASK 0x0000F000L
38 …__XDP_MBX_WR_TLVL_MASK 0x000F0000L
[all …]
H A Dhdp_4_4_2_sh_mask.h29 …HUB_TLVL__HDP_WR_TLVL__SHIFT 0x0
30 …HUB_TLVL__HDP_RD_TLVL__SHIFT 0x4
31 …HUB_TLVL__XDP_WR_TLVL__SHIFT 0x8
32 …HUB_TLVL__XDP_RD_TLVL__SHIFT 0xc
33 …UB_TLVL__XDP_MBX_WR_TLVL__SHIFT 0x10
34 …__HDP_WR_TLVL_MASK 0x0000000FL
35 …__HDP_RD_TLVL_MASK 0x000000F0L
36 …__XDP_WR_TLVL_MASK 0x00000F00L
37 …__XDP_RD_TLVL_MASK 0x0000F000L
38 …__XDP_MBX_WR_TLVL_MASK 0x000F0000L
[all …]
H A Dhdp_6_0_0_sh_mask.h29 …NSURFACE_BASE__NONSURF_BASE_39_8__SHIFT 0x0
30 …_BASE__NONSURF_BASE_39_8_MASK 0xFFFFFFFFL
32 …NSURFACE_INFO__NONSURF_SWAP__SHIFT 0x4
33 …NSURFACE_INFO__NONSURF_VMID__SHIFT 0x8
34 …_INFO__NONSURF_SWAP_MASK 0x00000030L
35 …_INFO__NONSURF_VMID_MASK 0x00000F00L
37 …NSURFACE_BASE_HI__NONSURF_BASE_47_40__SHIFT 0x0
38 …_BASE_HI__NONSURF_BASE_47_40_MASK 0x000000FFL
40 …RFACE_WRITE_FLAGS__SURF0_WRITE_FLAG__SHIFT 0x0
41 …RFACE_WRITE_FLAGS__SURF1_WRITE_FLAG__SHIFT 0x1
[all …]
H A Dhdp_7_0_0_sh_mask.h29 …HUB_TLVL__HDP_WR_TLVL__SHIFT 0x0
30 …HUB_TLVL__HDP_RD_TLVL__SHIFT 0x4
31 …HUB_TLVL__XDP_WR_TLVL__SHIFT 0x8
32 …HUB_TLVL__XDP_RD_TLVL__SHIFT 0xc
33 …UB_TLVL__XDP_MBX_WR_TLVL__SHIFT 0x10
34 …__HDP_WR_TLVL_MASK 0x0000000FL
35 …__HDP_RD_TLVL_MASK 0x000000F0L
36 …__XDP_WR_TLVL_MASK 0x00000F00L
37 …__XDP_RD_TLVL_MASK 0x0000F000L
38 …__XDP_MBX_WR_TLVL_MASK 0x000F0000L
[all …]
H A Dhdp_4_0_sh_mask.h27 #define HDP_MMHUB_TLVL__HDP_WR_TLVL__SHIFT 0x0
28 #define HDP_MMHUB_TLVL__HDP_RD_TLVL__SHIFT 0x4
29 #define HDP_MMHUB_TLVL__XDP_WR_TLVL__SHIFT 0x8
30 #define HDP_MMHUB_TLVL__XDP_RD_TLVL__SHIFT 0xc
31 #define HDP_MMHUB_TLVL__XDP_MBX_WR_TLVL__SHIFT 0x10
32 #define HDP_MMHUB_TLVL__HDP_WR_TLVL_MASK 0x00000007L
33 #define HDP_MMHUB_TLVL__HDP_RD_TLVL_MASK 0x00000070L
34 #define HDP_MMHUB_TLVL__XDP_WR_TLVL_MASK 0x00000700L
35 #define HDP_MMHUB_TLVL__XDP_RD_TLVL_MASK 0x00007000L
36 #define HDP_MMHUB_TLVL__XDP_MBX_WR_TLVL_MASK 0x00070000L
[all …]
H A Dhdp_5_0_0_sh_mask.h27 …HUB_TLVL__HDP_WR_TLVL__SHIFT 0x0
28 …HUB_TLVL__HDP_RD_TLVL__SHIFT 0x4
29 …HUB_TLVL__XDP_WR_TLVL__SHIFT 0x8
30 …HUB_TLVL__XDP_RD_TLVL__SHIFT 0xc
31 …UB_TLVL__XDP_MBX_WR_TLVL__SHIFT 0x10
32 …__HDP_WR_TLVL_MASK 0x00000007L
33 …__HDP_RD_TLVL_MASK 0x00000070L
34 …__XDP_WR_TLVL_MASK 0x00000700L
35 …__XDP_RD_TLVL_MASK 0x00007000L
36 …__XDP_MBX_WR_TLVL_MASK 0x00070000L
[all …]
/linux/drivers/gpu/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_3_0_0_sh_mask.h14 …0_DPCSTX_TX_CLOCK_CNTL__DPCS_SYMCLK_GATE_DIS__SHIFT 0x0
15 …0_DPCSTX_TX_CLOCK_CNTL__DPCS_SYMCLK_EN__SHIFT 0x1
16 …0_DPCSTX_TX_CLOCK_CNTL__DPCS_SYMCLK_CLOCK_ON__SHIFT 0x2
17 …0_DPCSTX_TX_CLOCK_CNTL__DPCS_TX_CLK_LDPCS_CLOCK_ON__SHIFT 0x3
18 …_TX_CLOCK_CNTL__DPCS_SYMCLK_GATE_DIS_MASK 0x00000001L
19 …_TX_CLOCK_CNTL__DPCS_SYMCLK_EN_MASK 0x00000002L
20 …_TX_CLOCK_CNTL__DPCS_SYMCLK_CLOCK_ON_MASK 0x00000004L
21 …_TX_CLOCK_CNTL__DPCS_TX_CLK_LDPCS_CLOCK_ON_MASK 0x00000008L
23 …0_DPCSTX_TX_CNTL__DPCS_TX_PLL_UPDATE_REQ__SHIFT 0xc
24 …0_DPCSTX_TX_CNTL__DPCS_TX_PLL_UPDATE_PENDING__SHIFT 0xd
[all …]
H A Ddpcs_2_1_0_sh_mask.h27 …0_DPCSTX_TX_CLOCK_CNTL__DPCS_SYMCLK_GATE_DIS__SHIFT 0x0
28 …0_DPCSTX_TX_CLOCK_CNTL__DPCS_SYMCLK_EN__SHIFT 0x1
29 …0_DPCSTX_TX_CLOCK_CNTL__DPCS_SYMCLK_CLOCK_ON__SHIFT 0x2
30 …0_DPCSTX_TX_CLOCK_CNTL__DPCS_SYMCLK_DIV2_CLOCK_ON__SHIFT 0x3
31 …_TX_CLOCK_CNTL__DPCS_SYMCLK_GATE_DIS_MASK 0x00000001L
32 …_TX_CLOCK_CNTL__DPCS_SYMCLK_EN_MASK 0x00000002L
33 …_TX_CLOCK_CNTL__DPCS_SYMCLK_CLOCK_ON_MASK 0x00000004L
34 …_TX_CLOCK_CNTL__DPCS_SYMCLK_DIV2_CLOCK_ON_MASK 0x00000008L
36 …0_DPCSTX_TX_CNTL__DPCS_TX_PLL_UPDATE_REQ__SHIFT 0xc
37 …0_DPCSTX_TX_CNTL__DPCS_TX_PLL_UPDATE_PENDING__SHIFT 0xd
[all …]
H A Ddpcs_2_0_0_sh_mask.h27 …0_DPCSTX_TX_CLOCK_CNTL__DPCS_SYMCLK_GATE_DIS__SHIFT 0x0
28 …0_DPCSTX_TX_CLOCK_CNTL__DPCS_SYMCLK_EN__SHIFT 0x1
29 …0_DPCSTX_TX_CLOCK_CNTL__DPCS_SYMCLK_CLOCK_ON__SHIFT 0x2
30 …0_DPCSTX_TX_CLOCK_CNTL__DPCS_SYMCLK_DIV2_CLOCK_ON__SHIFT 0x3
31 …_TX_CLOCK_CNTL__DPCS_SYMCLK_GATE_DIS_MASK 0x00000001L
32 …_TX_CLOCK_CNTL__DPCS_SYMCLK_EN_MASK 0x00000002L
33 …_TX_CLOCK_CNTL__DPCS_SYMCLK_CLOCK_ON_MASK 0x00000004L
34 …_TX_CLOCK_CNTL__DPCS_SYMCLK_DIV2_CLOCK_ON_MASK 0x00000008L
36 …0_DPCSTX_TX_CNTL__DPCS_TX_PLL_UPDATE_REQ__SHIFT 0xc
37 …0_DPCSTX_TX_CNTL__DPCS_TX_PLL_UPDATE_PENDING__SHIFT 0xd
[all …]
H A Ddpcs_3_0_3_sh_mask.h14 …0_DPCSTX_TX_CLOCK_CNTL__DPCS_SYMCLK_GATE_DIS__SHIFT 0x0
15 …0_DPCSTX_TX_CLOCK_CNTL__DPCS_SYMCLK_EN__SHIFT 0x1
16 …0_DPCSTX_TX_CLOCK_CNTL__DPCS_SYMCLK_CLOCK_ON__SHIFT 0x2
17 …0_DPCSTX_TX_CLOCK_CNTL__DPCS_TX_CLK_LDPCS_CLOCK_ON__SHIFT 0x3
18 …_TX_CLOCK_CNTL__DPCS_SYMCLK_GATE_DIS_MASK 0x00000001L
19 …_TX_CLOCK_CNTL__DPCS_SYMCLK_EN_MASK 0x00000002L
20 …_TX_CLOCK_CNTL__DPCS_SYMCLK_CLOCK_ON_MASK 0x00000004L
21 …_TX_CLOCK_CNTL__DPCS_TX_CLK_LDPCS_CLOCK_ON_MASK 0x00000008L
23 …0_DPCSTX_TX_CNTL__DPCS_TX_PLL_UPDATE_REQ__SHIFT 0xc
24 …0_DPCSTX_TX_CNTL__DPCS_TX_PLL_UPDATE_PENDING__SHIFT 0xd
[all …]
H A Ddpcs_2_0_3_sh_mask.h26 …0_DPCSTX_TX_CLOCK_CNTL__DPCS_SYMCLK_GATE_DIS__SHIFT 0x0
27 …0_DPCSTX_TX_CLOCK_CNTL__DPCS_SYMCLK_EN__SHIFT 0x1
28 …0_DPCSTX_TX_CLOCK_CNTL__DPCS_SYMCLK_CLOCK_ON__SHIFT 0x2
29 …0_DPCSTX_TX_CLOCK_CNTL__DPCS_SYMCLK_DIV2_CLOCK_ON__SHIFT 0x3
30 …_TX_CLOCK_CNTL__DPCS_SYMCLK_GATE_DIS_MASK 0x00000001L
31 …_TX_CLOCK_CNTL__DPCS_SYMCLK_EN_MASK 0x00000002L
32 …_TX_CLOCK_CNTL__DPCS_SYMCLK_CLOCK_ON_MASK 0x00000004L
33 …_TX_CLOCK_CNTL__DPCS_SYMCLK_DIV2_CLOCK_ON_MASK 0x00000008L
35 …0_DPCSTX_TX_CNTL__DPCS_TX_PLL_UPDATE_REQ__SHIFT 0xc
36 …0_DPCSTX_TX_CNTL__DPCS_TX_PLL_UPDATE_PENDING__SHIFT 0xd
[all …]
/linux/drivers/gpu/drm/amd/include/asic_reg/umc/
H A Dumc_6_7_0_sh_mask.h29 …C_UMC0_MCUMC_STATUST0__ErrorCode__SHIFT 0x0
30 …_UMC0_MCUMC_STATUST0__ErrorCodeExt__SHIFT 0x10
31 …_UMC0_MCUMC_STATUST0__RESERV22__SHIFT 0x16
32 …_UMC0_MCUMC_STATUST0__AddrLsb__SHIFT 0x18
33 …_UMC0_MCUMC_STATUST0__RESERV30__SHIFT 0x1e
34 …_UMC0_MCUMC_STATUST0__ErrCoreId__SHIFT 0x20
35 …_UMC0_MCUMC_STATUST0__RESERV38__SHIFT 0x26
36 …_UMC0_MCUMC_STATUST0__Scrub__SHIFT 0x28
37 …_UMC0_MCUMC_STATUST0__RESERV41__SHIFT 0x29
38 …_UMC0_MCUMC_STATUST0__Poison__SHIFT 0x2b
[all …]
/linux/arch/mips/alchemy/common/
H A Dsleeper.S46 sw k0, 0x20(sp)
48 sw k0, 0x1c(sp)
50 sw k0, 0x18(sp)
52 sw k0, 0x14(sp)
56 lw t0, 0(t1)
65 lui t3, 0xb190 /* sys_xxx */
66 sw sp, 0x0018(t3)
68 sw k0, 0x001c(t3)
73 sw zero, 0x0078(t3) /* sys_slppwr */
75 sw zero, 0x007c(t3) /* sys_sleep */
[all …]
/linux/drivers/gpu/drm/amd/include/asic_reg/mmhub/
H A Dmmhub_1_7_sh_mask.h29 …RDCLI0__VIRT_CHAN__SHIFT 0x0
30 …RDCLI0__CHECK_TLB_CREDIT__SHIFT 0x3
31 …RDCLI0__URG_HIGH__SHIFT 0x4
32 …RDCLI0__URG_LOW__SHIFT 0x8
33 …RDCLI0__MAX_BW_ENABLE__SHIFT 0xc
34 …RDCLI0__MAX_BW__SHIFT 0xd
35 …DCLI0__MIN_BW_ENABLE__SHIFT 0x15
36 …DCLI0__MIN_BW__SHIFT 0x16
37 …DCLI0__OSD_LIMITER_ENABLE__SHIFT 0x19
38 …DCLI0__MAX_OSD__SHIFT 0x1a
[all …]
H A Dmmhub_9_4_1_sh_mask.h27 …RDCLI0__VIRT_CHAN__SHIFT 0x0
28 …RDCLI0__CHECK_TLB_CREDIT__SHIFT 0x3
29 …RDCLI0__URG_HIGH__SHIFT 0x4
30 …RDCLI0__URG_LOW__SHIFT 0x8
31 …RDCLI0__MAX_BW_ENABLE__SHIFT 0xc
32 …RDCLI0__MAX_BW__SHIFT 0xd
33 …DCLI0__MIN_BW_ENABLE__SHIFT 0x15
34 …DCLI0__MIN_BW__SHIFT 0x16
35 …DCLI0__OSD_LIMITER_ENABLE__SHIFT 0x19
36 …DCLI0__MAX_OSD__SHIFT 0x1a
[all …]
H A Dmmhub_1_8_0_sh_mask.h29 …RDCLI0__VIRT_CHAN__SHIFT 0x0
30 …RDCLI0__CHECK_TLB_CREDIT__SHIFT 0x3
31 …RDCLI0__URG_HIGH__SHIFT 0x4
32 …RDCLI0__URG_LOW__SHIFT 0x8
33 …RDCLI0__MAX_BW_ENABLE__SHIFT 0xc
34 …RDCLI0__MAX_BW__SHIFT 0xd
35 …DCLI0__MIN_BW_ENABLE__SHIFT 0x15
36 …DCLI0__MIN_BW__SHIFT 0x16
37 …DCLI0__OSD_LIMITER_ENABLE__SHIFT 0x19
38 …DCLI0__MAX_OSD__SHIFT 0x1a
[all …]
H A Dmmhub_9_3_0_sh_mask.h27 …RDCLI0__VIRT_CHAN__SHIFT 0x0
28 …RDCLI0__CHECK_TLB_CREDIT__SHIFT 0x3
29 …RDCLI0__URG_HIGH__SHIFT 0x4
30 …RDCLI0__URG_LOW__SHIFT 0x8
31 …RDCLI0__MAX_BW_ENABLE__SHIFT 0xc
32 …RDCLI0__MAX_BW__SHIFT 0xd
33 …DCLI0__MIN_BW_ENABLE__SHIFT 0x15
34 …DCLI0__MIN_BW__SHIFT 0x16
35 …DCLI0__OSD_LIMITER_ENABLE__SHIFT 0x19
36 …DCLI0__MAX_OSD__SHIFT 0x1a
[all …]
H A Dmmhub_1_0_sh_mask.h27 …RDCLI0__VIRT_CHAN__SHIFT 0x0
28 …RDCLI0__CHECK_TLB_CREDIT__SHIFT 0x3
29 …RDCLI0__URG_HIGH__SHIFT 0x4
30 …RDCLI0__URG_LOW__SHIFT 0x8
31 …RDCLI0__MAX_BW_ENABLE__SHIFT 0xc
32 …RDCLI0__MAX_BW__SHIFT 0xd
33 …DCLI0__MIN_BW_ENABLE__SHIFT 0x15
34 …DCLI0__MIN_BW__SHIFT 0x16
35 …DCLI0__OSD_LIMITER_ENABLE__SHIFT 0x19
36 …DCLI0__MAX_OSD__SHIFT 0x1a
[all …]
/linux/arch/arm64/boot/dts/freescale/
H A Dimx8mp-tqma8mpql-mba8mp-ras314.dts38 pinctrl-0 = <&pinctrl_backlight>;
39 pwms = <&pwm2 0 5000000 0>;
40 brightness-levels = <0 4 8 16 32 64 128 255>;
54 pinctrl-0 = <&pinctrl_lvdsdisplay>;
64 pinctrl-0 = <&pinctrl_gpioled>;
69 function-enumerator = <0>;
96 pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
136 size = <0 0x38000000>;
137 alloc-ranges = <0 0x40000000 0 0xB0000000>;
145 pinctrl-0 = <&pinctrl_rfkill>;
[all …]
/linux/drivers/clk/bcm/
H A Dclk-ns2.c33 .aon = AON_VAL(0x0, 1, 15, 12),
34 .reset = RESET_VAL(0x4, 2, 1),
35 .dig_filter = DF_VAL(0x0, 9, 3, 5, 4, 2, 3),
36 .ndiv_int = REG_VAL(0x8, 4, 10),
37 .pdiv = REG_VAL(0x8, 0, 4),
38 .vco_ctrl = VCO_CTRL_VAL(0x10, 0xc),
39 .status = REG_VAL(0x0, 27, 1),
46 * it to 0.
51 .enable = ENABLE_VAL(0x0, 18, 12, 0),
52 .mdiv = REG_VAL(0x18, 0, 8),
[all …]

12345678910>>...47