| /freebsd/sys/contrib/device-tree/Bindings/net/ |
| H A D | fsl,cpm-enet.yaml | 52 reg = <0x11300 0x20 0x8400 0x100 0x11390 1>; 57 fsl,cpm-command = <0x12000300>;
|
| /freebsd/sys/contrib/device-tree/src/powerpc/ |
| H A D | ep8248e.dts | 26 #size-cells = <0>; 28 PowerPC,8248@0 { 30 reg = <0>; 35 timebase-frequency = <0>; 36 clock-frequency = <0>; 46 reg = <0xf0010100 0x40>; 48 ranges = <0 0 0xfc000000 0x04000000 49 1 0 0xfa000000 0x00008000>; 51 flash@0,3800000 { 53 reg = <0 0x3800000 0x800000>; [all …]
|
| H A D | mgcoge.dts | 23 #size-cells = <0>; 25 PowerPC,8247@0 { 27 reg = <0>; 32 timebase-frequency = <0>; /* Filled in by U-Boot */ 33 clock-frequency = <0>; /* Filled in by U-Boot */ 34 bus-frequency = <0>; /* Filled in by U-Boot */ 44 reg = <0xf0010100 0x40>; 46 ranges = <0 0 0xfe000000 0x00400000 47 1 0 0x30000000 0x00010000 48 2 0 0x40000000 0x00010000 [all …]
|
| H A D | mpc8272ads.dts | 25 #size-cells = <0>; 27 PowerPC,8272@0 { 29 reg = <0x0>; 34 timebase-frequency = <0>; 35 bus-frequency = <0>; 36 clock-frequency = <0>; 42 reg = <0x0 0x0>; 50 reg = <0xf0010100 0x40>; 52 ranges = <0x0 0x0 0xff800000 0x00800000 53 0x1 0x0 0xf4500000 0x8000 [all …]
|
| H A D | mpc5121.dtsi | 26 #size-cells = <0>; 28 PowerPC,5121@0 { 30 reg = <0>; 31 d-cache-line-size = <0x20>; /* 32 bytes */ 32 i-cache-line-size = <0x20>; /* 32 bytes */ 33 d-cache-size = <0x8000>; /* L1, 32K */ 34 i-cache-size = <0x8000>; /* L1, 32K */ 43 reg = <0x00000000 0x10000000>; /* 256MB at 0 */ [all...] |
| /freebsd/sys/contrib/device-tree/src/arm/marvell/ |
| H A D | armada-39x.dtsi | 32 #size-cells = <0>; 35 cpu@0 { 38 reg = <0>; 59 pcie-mem-aperture = <0xe0000000 0x8000000>; 60 pcie-io-aperture = <0xe8000000 0x100000>; 64 reg = <MBUS_ID(0x01, 0x1d) 0 0x200000>; 71 ranges = <0 MBUS_ID(0xf0, 0x01) 0 0x100000>; 75 reg = <0x8000 0x1000>; 78 arm,double-linefill-incr = <0>; 79 arm,double-linefill-wrap = <0>; [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Support/ |
| H A D | Unicode.cpp | 3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. 28 // https://unicode.org/Public/15.1.0/ucdxml/ in isPrintable() 30 {0x0020, 0x007E}, {0x00A0, 0x00AC}, {0x00AE, 0x0377}, in isPrintable() 31 {0x037A, 0x037 in isPrintable() [all...] |
| /freebsd/contrib/less/ |
| H A D | compose.uni | 1 /* Generated by "./mkutable -f2 Mn Me -- unicode/UnicodeData.txt" on Aug 11 0:27:25 GMT 2025 */ 2 { 0x0300, 0x036f }, /* Mn */ 3 { 0x0483, 0x0487 }, /* Mn */ 4 { 0x0488, 0x0489 }, /* Me */ 5 { 0x0591, 0x05bd }, /* Mn */ 6 { 0x05bf, 0x05bf }, /* Mn */ 7 { 0x05c1, 0x05c2 }, /* Mn */ 8 { 0x05c4, 0x05c5 }, /* Mn */ 9 { 0x05c7, 0x05c7 }, /* Mn */ 10 { 0x0610, 0x061a }, /* Mn */ [all …]
|
| /freebsd/sys/dev/cxgbe/cudbg/ |
| H A D | cudbg_entity.h | 42 #define NUM_PCIE_CONFIG_REGS 0x61 51 #define CUDBG_MAX_TCAM_TID 0x800 55 #define SN_REG_ADDR 0x183f 56 #define BN_REG_ADDR 0x1819 57 #define NA_REG_ADDR 0x185a 58 #define MN_REG_ADDR 0x1803 60 #define A_MPS_VF_RPLCT_MAP0 0x1111c 61 #define A_MPS_VF_RPLCT_MAP1 0x11120 62 #define A_MPS_VF_RPLCT_MAP2 0x11124 63 #define A_MPS_VF_RPLCT_MAP3 0x11128 [all …]
|
| /freebsd/contrib/bc/src/ |
| H A D | data.c | 173 { NULL, 0, 0 }, 286 "divide by 0", 346 "POSIX requires 0 or 1 comparison operators per condition", 417 { 0x1100, 0x115F }, { 0x231A, 0x231B }, { 0x2329, 0x232A }, 418 { 0x23E9, 0x23EC }, { 0x23F0, 0x23F0 }, { 0x23F3, 0x23F3 }, 419 { 0x25FD, 0x25FE }, { 0x2614, 0x2615 }, { 0x2648, 0x2653 }, 420 { 0x267F, 0x267F }, { 0x2693, 0x2693 }, { 0x26A1, 0x26A1 }, 421 { 0x26AA, 0x26AB }, { 0x26BD, 0x26BE }, { 0x26C4, 0x26C5 }, 422 { 0x26CE, 0x26CE }, { 0x26D4, 0x26D4 }, { 0x26EA, 0x26EA }, 423 { 0x26F2, 0x26F3 }, { 0x26F5, 0x26F5 }, { 0x26FA, 0x26FA }, [all …]
|
| /freebsd/sys/dev/hwpmc/ |
| H A D | pmc_events.h | 60 #define PMC_EV_DYN_COUNT 0x1000 62 #define PMC_EV_SOFT_FIRST 0x20000 2399 * 0 0x1000 Reserved 2400 * 0x1000 0x0001 TSC 2401 * 0x2000 0x0080 free (was AMD K7 events) 2402 * 0x2080 0x0100 AMD K8 events 2403 * 0x10000 0x0080 INTEL architectural fixed-function events 2404 * 0x10080 0x0F80 free (was INTEL architectural programmable events) 2405 * 0x11000 0x0080 free (was INTEL Pentium 4 events) 2406 * 0x11080 0x0080 free (was INTEL Pentium MMX events) [all …]
|
| /freebsd/sys/dev/cxgbe/common/ |
| H A D | t4_hw.c | 45 } while (0) 59 * at the time it indicated completion is stored there. Returns 0 if the 71 return 0; in t4_wait_op_done_val() 73 if (--attempts == 0) in t4_wait_op_done_val() 98 * and stores the value in @valp if it is not NULL. Returns 0 if the 111 return 0; in t7_wait_sram_done() 114 if (--attempts == 0) in t7_wait_sram_done() 213 * Reset F_ENABLE to 0 so reads of PCIE_CFG_SPACE_DATA won't cause a in t4_hw_pci_read_cfg4() 215 * F_ENABLE is 0 so a simple register write is easier than a in t4_hw_pci_read_cfg4() 218 t4_write_reg(adap, A_PCIE_CFG_SPACE_REQ, 0); in t4_hw_pci_read_cfg4() [all …]
|
| H A D | t4_regs.h | 34 /* Directory name: t7_sw_reg.txt, Changeset: 5946:0b60ff298e7d */ 36 #define MYPF_BASE 0x1b000 39 #define PF0_BASE 0x1e000 42 #define PF1_BASE 0x1e400 45 #define PF2_BASE 0x1e800 48 #define PF3_BASE 0x1ec00 51 #define PF4_BASE 0x1f000 54 #define PF5_BASE 0x1f400 57 #define PF6_BASE 0x1f800 60 #define PF7_BASE 0x1fc00 [all …]
|
| /freebsd/usr.sbin/cxgbetool/ |
| H A D | reg_defs_t7.c | 3 /* Directory name: t7_sw_reg.txt, Changeset: 5946:0b60ff298e7d */ 6 { "SGE_PF_KDOORBELL", 0x1e000, 0 }, 10 { "PIDX", 0, 13 }, 11 { "SGE_PF_GTS", 0x1e004, 0 }, 15 { "CIDXInc", 0, 12 }, 16 { "SGE_PF_KTIMESTAMP_LO", 0x1e008, 0 }, 17 { "SGE_PF_KTIMESTAMP_HI", 0x1e00c, 0 }, 18 { "SGE_PF_KDOORBELL", 0x1e400, 0 }, 22 { "PIDX", 0, 13 }, 23 { "SGE_PF_GTS", 0x1e404, 0 }, [all …]
|
| H A D | reg_defs_t6.c | 5 { "SGE_PF_KDOORBELL", 0x1e000, 0 }, 9 { "PIDX", 0, 13 }, 10 { "SGE_PF_GTS", 0x1e004, 0 }, 14 { "CIDXInc", 0, 12 }, 15 { "SGE_PF_KTIMESTAMP_LO", 0x1e008, 0 }, 16 { "SGE_PF_KTIMESTAMP_HI", 0x1e00c, 0 }, 17 { "SGE_PF_KDOORBELL", 0x1e400, 0 }, 21 { "PIDX", 0, 13 }, 22 { "SGE_PF_GTS", 0x1e404, 0 }, 26 { "CIDXInc", 0, 12 }, [all …]
|