Home
last modified time | relevance | path

Searched +full:0 +full:x106 (Results 1 – 25 of 104) sorted by relevance

12345

/linux/arch/arm64/boot/dts/freescale/
H A Dimx8mp-phycore-fpsc.dtsi20 reg = <0x0 0x40000000 0x0 0x80000000>;
26 pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
61 pinctrl-0 = <&pinctrl_ecspi1>;
66 pinctrl-0 = <&pinctrl_ecspi2>;
71 pinctrl-0 = <&pinctrl_ecspi3>;
77 pinctrl-0 = <&pinctrl_eqos>;
84 pinctrl-0 = <&pinctrl_fec>;
91 #size-cells = <0>;
93 ethphy0: ethernet-phy@0 {
95 reg = <0>;
[all …]
H A Dimx8mm-verdin.dtsi24 #clock-cells = <0>;
31 pinctrl-0 = <&pinctrl_gpio_keys>;
50 pinctrl-0 = <&pinctrl_pwm_3_dsi_hpd_gpio>;
84 pinctrl-0 = <&pinctrl_reg_eth>;
115 pinctrl-0 = <&pinctrl_reg_usb1_en>;
127 pinctrl-0 = <&pinctrl_reg_usb2_en>;
140 pinctrl-0 = <&pinctrl_usdhc2_pwr_en>;
150 pinctrl-0 = <&pinctrl_usdhc2_vsel>;
154 states = <1800000 0x1>,
155 <3300000 0x0>;
[all …]
H A Dimx8mm-verdin-yavia.dtsi13 pinctrl-0 = <&pinctrl_leds_yavia>;
16 led-0 {
20 gpios = <&gpio3 0 GPIO_ACTIVE_HIGH>;
81 pinctrl-0 = <&pinctrl_gpios_ext_yavia>;
86 pinctrl-0 = <&pinctrl_ctrl_sleep_moci>;
159 MX8MM_IOMUXC_NAND_ALE_GPIO3_IO0 0x106 /* SODIMM 52 */
160 MX8MM_IOMUXC_NAND_CE0_B_GPIO3_IO1 0x106 /* SODIMM 54 */
161 MX8MM_IOMUXC_NAND_DATA00_GPIO3_IO6 0x106 /* SODIMM 56 */
162 MX8MM_IOMUXC_NAND_DATA01_GPIO3_IO7 0x106 /* SODIMM 58 */
163 MX8MM_IOMUXC_NAND_DATA02_GPIO3_IO8 0x106 /* SODIMM 60 */
[all …]
H A Dimx8mm-verdin-mallow.dtsi17 pinctrl-0 = <&pinctrl_leds>;
20 led-0 {
24 gpios = <&gpio3 0 GPIO_ACTIVE_HIGH>;
55 pinctrl-0 = <&pinctrl_ecspi2>, <&pinctrl_tpm_cs>;
63 pinctrl-0 = <&pinctrl_tpm_irq>;
158 <MX8MM_IOMUXC_NAND_ALE_GPIO3_IO0 0x106>, /* SODIMM 52 */
159 <MX8MM_IOMUXC_NAND_CE0_B_GPIO3_IO1 0x106>, /* SODIMM 54 */
160 <MX8MM_IOMUXC_NAND_DATA00_GPIO3_IO6 0x106>, /* SODIMM 56 */
161 <MX8MM_IOMUXC_NAND_DATA01_GPIO3_IO7 0x106>; /* SODIMM 58 */
166 <MX8MM_IOMUXC_NAND_CE1_B_GPIO3_IO2 0x146>; /* SODIMM 64 */
[all …]
H A Dimx8mm-venice-gw75xx.dtsi14 pinctrl-0 = <&pinctrl_gpio_leds>;
16 led-0 {
19 gpios = <&gpio4 0 GPIO_ACTIVE_HIGH>;
34 #clock-cells = <0>;
41 pinctrl-0 = <&pinctrl_pps>;
49 pinctrl-0 = <&pinctrl_reg_usb2_en>;
60 pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
72 pinctrl-0 = <&pinctrl_spi2>;
116 pinctrl-0 = <&pinctrl_i2c2>;
121 reg = <0x19>;
[all …]
H A Dimx8mp-venice-gw75xx.dtsi14 pinctrl-0 = <&pinctrl_gpio_leds>;
16 led-0 {
34 #clock-cells = <0>;
41 pinctrl-0 = <&pinctrl_pps>;
48 pinctrl-0 = <&pinctrl_reg_usb2_en>;
59 pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
72 pinctrl-0 = <&pinctrl_spi2>;
104 pinctrl-0 = <&pinctrl_i2c2>;
109 reg = <0x19>;
111 pinctrl-0 = <&pinctrl_accel>;
[all …]
/linux/drivers/media/dvb-frontends/
H A Dau8522_common.c22 } while (0)
33 u8 buf[] = { (reg >> 8) | 0x80, reg & 0xff, data }; in au8522_writereg()
36 .flags = 0, .buf = buf, .len = 3 }; in au8522_writereg()
41 printk("%s: writereg error (reg == 0x%02x, val == 0x%04x, ret == %i)\n", in au8522_writereg()
44 return (ret != 1) ? -1 : 0; in au8522_writereg()
51 u8 b0[] = { (reg >> 8) | 0x40, reg & 0xff }; in au8522_readreg()
52 u8 b1[] = { 0 }; in au8522_readreg()
55 { .addr = state->config.demod_address, .flags = 0, in au8522_readreg()
65 return b1[0]; in au8522_readreg()
80 return 0; in au8522_i2c_gate_ctrl()
[all …]
/linux/arch/arm/boot/dts/ti/omap/
H A Domap4-mcpdm.dtsi12 /* 0x4a100106 abe_pdm_ul_data.abe_pdm_ul_data ag25 */
13 OMAP4_IOPAD(0x106, PIN_INPUT_PULLDOWN | MUX_MODE0)
15 /* 0x4a100108 abe_pdm_dl_data.abe_pdm_dl_data af25 */
16 OMAP4_IOPAD(0x108, PIN_INPUT_PULLDOWN | MUX_MODE0)
18 /* 0x4a10010a abe_pdm_frame.abe_pdm_frame ae25 */
19 OMAP4_IOPAD(0x10a, PIN_INPUT_PULLUP | MUX_MODE0)
21 /* 0x4a10010c abe_pdm_lb_clk.abe_pdm_lb_clk af26 */
22 OMAP4_IOPAD(0x10c, PIN_INPUT_PULLDOWN | MUX_MODE0)
24 /* 0x4a10010e abe_clks.abe_clks ah26 */
25 OMAP4_IOPAD(0x10e, PIN_INPUT_PULLDOWN | MUX_MODE0)
[all …]
/linux/drivers/clk/renesas/
H A Dr8a7792-cpg-mssr.c80 DEF_MOD("msiof0", 0, R8A7792_CLK_MP),
121 DEF_MOD("imr-lsx3-0", 823, R8A7792_CLK_ZG),
167 * 0 0 0 15 x200/3 x208/2 x106
168 * 0 0 1 15 x200/3 x208/2 x88
169 * 0 1 0 20 x150/3 x156/2 x80
170 * 0 1 1 20 x150/3 x156/2 x66
171 * 1 0 0 26 / 2 x230/3 x240/2 x122
172 * 1 0 1 26 / 2 x230/3 x240/2 x102
173 * 1 1 0 30 / 2 x200/3 x208/2 x106
H A Dr8a779f0-cpg-mssr.c82 DEF_GEN4_Z("z0", R8A779F0_CLK_Z0, CLK_TYPE_GEN4_Z, CLK_PLL2, 2, 0),
182 * 0 0 16 / 1 x200 x150 x200 n/a x200 x134 /15
183 * 0 1 20 / 1 x160 x120 x160 n/a x160 x106 /19
184 * 1 0 Prohibited setting
185 * 1 1 40 / 2 x160 x120 x160 n/a x160 x106 /38
194 { 0, 0, 0, 0, 0, 0, },
210 dev_err(dev, "Prohibited setting (cpg_mode=0x%x)\n", cpg_mode); in r8a779f0_cpg_mssr_init()
H A Dr8a7791-cpg-mssr.c81 DEF_DIV6P1("sd2", R8A7791_CLK_SD2, CLK_PLL1_DIV2, 0x078),
82 DEF_DIV6P1("sd3", R8A7791_CLK_SD3, CLK_PLL1_DIV2, 0x26c),
83 DEF_DIV6P1("mmc0", R8A7791_CLK_MMC0, CLK_PLL1_DIV2, 0x240),
84 DEF_DIV6P1("ssp", R8A7791_CLK_SSP, CLK_PLL1_DIV2, 0x248),
85 DEF_DIV6P1("ssprs", R8A7791_CLK_SSPRS, CLK_PLL1_DIV2, 0x24c),
89 DEF_MOD("msiof0", 0, R8A7791_CLK_MP),
98 DEF_MOD("fdp1-0", 119, R8A7791_CLK_ZS),
124 DEF_MOD("usb3.0", 328, R8A7791_CLK_MP),
222 * 0 0 0 15 x172/2 x208/2 x106
223 * 0 0 1 15 x172/2 x208/2 x88
[all …]
H A Dr8a7790-cpg-mssr.c83 DEF_DIV6P1("sd2", R8A7790_CLK_SD2, CLK_PLL1_DIV2, 0x078),
84 DEF_DIV6P1("sd3", R8A7790_CLK_SD3, CLK_PLL1_DIV2, 0x26c),
85 DEF_DIV6P1("mmc0", R8A7790_CLK_MMC0, CLK_PLL1_DIV2, 0x240),
86 DEF_DIV6P1("mmc1", R8A7790_CLK_MMC1, CLK_PLL1_DIV2, 0x244),
87 DEF_DIV6P1("ssp", R8A7790_CLK_SSP, CLK_PLL1_DIV2, 0x248),
88 DEF_DIV6P1("ssprs", R8A7790_CLK_SSPRS, CLK_PLL1_DIV2, 0x24c),
92 DEF_MOD("msiof0", 0, R8A7790_CLK_MP),
104 DEF_MOD("fdp1-0", 119, R8A7790_CLK_ZS),
136 DEF_MOD("usb3.0", 328, R8A7790_CLK_MP),
224 * 0 0 0 15 x172/2 x208/2 x106
[all …]
H A Dr8a7742-cpg-mssr.c76 DEF_DIV6P1("sd2", R8A7742_CLK_SD2, CLK_PLL1_DIV2, 0x078),
77 DEF_DIV6P1("sd3", R8A7742_CLK_SD3, CLK_PLL1_DIV2, 0x26c),
78 DEF_DIV6P1("mmc0", R8A7742_CLK_MMC0, CLK_PLL1_DIV2, 0x240),
79 DEF_DIV6P1("mmc1", R8A7742_CLK_MMC1, CLK_PLL1_DIV2, 0x244),
83 DEF_MOD("msiof0", 0, R8A7742_CLK_MP),
93 DEF_MOD("fdp1-0", 119, R8A7742_CLK_ZS),
125 DEF_MOD("usb3.0", 328, R8A7742_CLK_MP),
157 DEF_MOD("imr-x2-0", 821, R8A7742_CLK_HP),
159 DEF_MOD("imr-lsx2-0", 823, R8A7742_CLK_ZS),
215 * 0 0 0 15 x172/2 x208/2 x106
[all …]
H A Dr8a7743-cpg-mssr.c75 DEF_DIV6P1("sd2", R8A7743_CLK_SD2, CLK_PLL1_DIV2, 0x078),
76 DEF_DIV6P1("sd3", R8A7743_CLK_SD3, CLK_PLL1_DIV2, 0x26c),
77 DEF_DIV6P1("mmc0", R8A7743_CLK_MMC0, CLK_PLL1_DIV2, 0x240),
81 DEF_MOD("msiof0", 0, R8A7743_CLK_MP),
88 DEF_MOD("fdp1-0", 119, R8A7743_CLK_ZS),
114 DEF_MOD("usb3.0", 328, R8A7743_CLK_MP),
209 * 0 0 0 15 x172/2 x208/2 x106
210 * 0 0 1 15 x172/2 x208/2 x88
211 * 0 1 0 20 x130/2 x156/2 x80
212 * 0 1 1 20 x130/2 x156/2 x66
[all …]
H A Dr8a779a0-cpg-mssr.c65 #define CPG_PLL20CR 0x0834 /* PLL20 Control Register */
66 #define CPG_PLL21CR 0x0838 /* PLL21 Control Register */
67 #define CPG_PLL30CR 0x083c /* PLL30 Control Register */
68 #define CPG_PLL31CR 0x0840 /* PLL31 Control Register */
69 #define CPG_PLL4CR 0x0844 /* PLL4 Control Register */
102 DEF_GEN4_Z("z0", R8A779A0_CLK_Z0, CLK_TYPE_GEN4_Z, CLK_PLL20, 2, 0),
145 DEF_MOD("3dge", 0, R8A779A0_CLK_ZG),
267 * 0 0 16.66 x 1 x128 x216 x128 x144 x192 /16
268 * 0 1 20 x 1 x106 x180 x106 x120 x160 /19
269 * 1 0 Prohibited setting
[all …]
/linux/drivers/media/usb/gspca/
H A Dstk1135.c51 if (gspca_dev->usb_err < 0) in reg_r()
52 return 0; in reg_r()
53 ret = usb_control_msg(dev, usb_rcvctrlpipe(dev, 0), in reg_r()
54 0x00, in reg_r()
56 0x00, in reg_r()
61 gspca_dbg(gspca_dev, D_USBI, "reg_r 0x%x=0x%02x\n", in reg_r()
62 index, gspca_dev->usb_buf[0]); in reg_r()
63 if (ret < 0) { in reg_r()
64 pr_err("reg_r 0x%x err %d\n", index, ret); in reg_r()
66 return 0; in reg_r()
[all …]
/linux/sound/soc/qcom/qdsp6/
H A Dq6prm.h7 #define Q6PRM_LPASS_CLK_ID_PRI_MI2S_IBIT 0x100
9 #define Q6PRM_LPASS_CLK_ID_PRI_MI2S_EBIT 0x101
11 #define Q6PRM_LPASS_CLK_ID_SEC_MI2S_IBIT 0x102
13 #define Q6PRM_LPASS_CLK_ID_SEC_MI2S_EBIT 0x103
15 #define Q6PRM_LPASS_CLK_ID_TER_MI2S_IBIT 0x104
17 #define Q6PRM_LPASS_CLK_ID_TER_MI2S_EBIT 0x105
19 #define Q6PRM_LPASS_CLK_ID_QUAD_MI2S_IBIT 0x106
21 #define Q6PRM_LPASS_CLK_ID_QUAD_MI2S_EBIT 0x107
23 #define Q6PRM_LPASS_CLK_ID_SPEAKER_I2S_IBIT 0x108
25 #define Q6PRM_LPASS_CLK_ID_SPEAKER_I2S_EBIT 0x109
[all …]
/linux/tools/perf/pmu-events/arch/arm64/ampere/emag/
H A Dcache.json79 "EventCode": "0x34",
85 "EventCode": "0x35",
91 "EventCode": "0x102",
97 "EventCode": "0x103",
103 "EventCode": "0x104",
109 "EventCode": "0x105",
115 "EventCode": "0x106",
121 "EventCode": "0x107",
127 "EventCode": "0x111",
132 "PublicDescription": "Page walk cache level-0 stage-1 hit",
[all …]
/linux/drivers/media/usb/stk1160/
H A Dstk1160-reg.h14 #define STK1160_GCTRL 0x000
17 #define STK1160_RMCTL 0x00c
20 #define STK1160_POSVA 0x010
21 #define STK1160_POSV_L 0x010
22 #define STK1160_POSV_M 0x011
23 #define STK1160_POSV_H 0x012
30 * with bit #7 (0x?? OR 0x80 to activate).
32 #define STK1160_DCTRL 0x100
39 * Bit 0 - Horizontal Decimation Control
40 * 0 Horizontal decimation is disabled.
[all …]
/linux/arch/powerpc/boot/dts/fsl/
H A Dqoriq-mpic4.3.dtsi2 * QorIQ MPIC device tree stub [ controller @ offset 0x40000 ]
37 #address-cells = <0>;
39 reg = <0x40000 0x40000>;
42 clock-frequency = <0x0>;
47 reg = <0x41100 0x100 0x41300 4>;
48 interrupts = <0 0 3 0
49 1 0 3 0
50 2 0 3 0
51 3 0 3 0>;
56 reg = <0x41600 0x200 0x44148 4>;
[all …]
/linux/drivers/media/pci/tw686x/
H A Dtw686x-regs.h6 a0 + 8, a0 + 0xa, a0 + 0xc, a0 + 0xe})
7 #define REG8_8(a0) ((const u16[8]) { a0, a0 + 8, a0 + 0x10, a0 + 0x18, \
8 a0 + 0x20, a0 + 0x28, a0 + 0x30, \
9 a0 + 0x38})
10 #define INT_STATUS 0x00
11 #define PB_STATUS 0x01
12 #define DMA_CMD 0x02
13 #define VIDEO_FIFO_STATUS 0x03
14 #define VIDEO_CHANNEL_ID 0x04
15 #define VIDEO_PARSER_STATUS 0x05
[all …]
/linux/tools/perf/pmu-events/arch/nds32/n13/
H A Datcpmu.json4 "EventCode": "0x102",
10 "EventCode": "0x103",
16 "EventCode": "0x104",
22 "EventCode": "0x105",
28 "EventCode": "0x106",
34 "EventCode": "0x107",
40 "EventCode": "0x108",
46 "EventCode": "0x109",
52 "EventCode": "0x10a",
58 "EventCode": "0x10b",
[all …]
/linux/drivers/net/wireless/broadcom/b43/
H A Dradio_2057.c17 { 0x0E, 0x20 }, { 0x31, 0x00 }, { 0x32, 0x00 }, { 0x33, 0x00 },
18 { 0x35, 0x26 }, { 0x3C, 0xff }, { 0x3D, 0xff }, { 0x3E, 0xff },
19 { 0x3F, 0xff }, { 0x62, 0x33 }, { 0x8A, 0xf0 }, { 0x8B, 0x10 },
20 { 0x8C, 0xf0 }, { 0x91, 0x3f }, { 0x92, 0x36 }, { 0xA4, 0x8c },
21 { 0xA8, 0x55 }, { 0xAF, 0x01 }, { 0x10F, 0xf0 }, { 0x110, 0x10 },
22 { 0x111, 0xf0 }, { 0x116, 0x3f }, { 0x117, 0x36 }, { 0x129, 0x8c },
23 { 0x12D, 0x55 }, { 0x134, 0x01 }, { 0x15E, 0x00 }, { 0x15F, 0x00 },
24 { 0x160, 0x00 }, { 0x161, 0x00 }, { 0x162, 0x00 }, { 0x163, 0x00 },
25 { 0x169, 0x02 }, { 0x16A, 0x00 }, { 0x16B, 0x00 }, { 0x16C, 0x00 },
26 { 0x1A4, 0x00 }, { 0x1A5, 0x00 }, { 0x1A6, 0x00 }, { 0x1AA, 0x00 },
[all …]
/linux/lib/crypto/
H A Dcurve25519-fiat32.c18 * entries t[0]...t[9], represents the integer t[0]+2^26 t[1]+2^51 t[2]+2^77
41 h[0] = a0&((1<<26)-1); /* 26 used, 32-26 left. 26 */ in fe_frombytes_impl()
104 t = -!!t; /* all set if nonzero, 0 if 0 */ in cmovznz32()
119 { const u32 x2 = in1[0]; in fe_freeze()
120 { u32 x20; u8/*bool*/ x21 = subborrow_u26(0x0, x2, 0x3ffffed, &x20); in fe_freeze()
121 { u32 x23; u8/*bool*/ x24 = subborrow_u25(x21, x4, 0x1ffffff, &x23); in fe_freeze()
122 { u32 x26; u8/*bool*/ x27 = subborrow_u26(x24, x6, 0x3ffffff, &x26); in fe_freeze()
123 { u32 x29; u8/*bool*/ x30 = subborrow_u25(x27, x8, 0x1ffffff, &x29); in fe_freeze()
124 { u32 x32; u8/*bool*/ x33 = subborrow_u26(x30, x10, 0x3ffffff, &x32); in fe_freeze()
125 { u32 x35; u8/*bool*/ x36 = subborrow_u25(x33, x12, 0x1ffffff, &x35); in fe_freeze()
[all …]
/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Dfsl,mpic-msi.yaml145 reg = <0x41600 0x80>;
146 msi-available-ranges = <0 0x100>;
147 interrupts = <0xe0 0>, <0xe1 0>, <0xe2 0>, <0xe3 0>,
148 <0xe4 0>, <0xe5 0>, <0xe6 0>, <0xe7 0>;
154 reg = <0x41600 0x200>, <0x44148 4>;
155 interrupts = <0xe0 0 0 0>, <0xe1 0 0 0>, <0xe2 0 0 0>, <0xe3 0 0 0>,
156 <0xe4 0 0 0>, <0xe5 0 0 0>, <0xe6 0 0 0>, <0xe7 0 0 0>,
157 <0x100 0 0 0>, <0x101 0 0 0>, <0x102 0 0 0>, <0x103 0 0 0>,
158 <0x104 0 0 0>, <0x105 0 0 0>, <0x106 0 0 0>, <0x107 0 0 0>;

12345