Home
last modified time | relevance | path

Searched +full:0 +full:x10002 (Results 1 – 25 of 44) sorted by relevance

12

/linux/arch/riscv/boot/dts/allwinner/
H A Dsun20i-d1s.dtsi12 #size-cells = <0>;
14 cpu0: cpu@0 {
17 reg = <0>;
61 reg = <0x6011000 0x20>;
70 reg = <0x10000000 0x4000000>;
75 #address-cells = <0>;
83 <0x00003 0x00003 0x00000008>,
84 <0x00004 0x00004 0x00000010>,
85 <0x00005 0x00005 0x00000200>,
86 <0x00006 0x00006 0x00000100>,
[all …]
/linux/Documentation/devicetree/bindings/perf/
H A Driscv,pmu.yaml78 value of variant must be 0xffffffff_ffffffff.
104 riscv,event-to-mhpmevent = <0x0000B 0x0000 0x0001>;
105 riscv,event-to-mhpmcounters = <0x00001 0x00001 0x00000001>,
106 <0x00002 0x00002 0x00000004>,
107 <0x00003 0x0000A 0x00000ff8>,
108 <0x10000 0x10033 0x000ff000>;
110 /* For event ID 0x0002 */
111 <0x0000 0x0002 0xffffffff 0xffffffff 0x00000f8>,
112 /* For event ID 0-4 */
113 <0x0 0x0 0xffffffff 0xfffffff0 0x00000ff0>,
[all …]
/linux/tools/include/linux/
H A Darm-smccc.h18 #define ARM_SMCCC_STD_CALL _AC(0,U)
22 #define ARM_SMCCC_SMC_32 0
26 #define ARM_SMCCC_OWNER_MASK 0x3F
29 #define ARM_SMCCC_FUNC_MASK 0xFFFF
45 #define ARM_SMCCC_OWNER_ARCH 0
57 #define ARM_SMCCC_FUNC_QUERY_CALL_UID 0xff01
59 #define ARM_SMCCC_QUIRK_NONE 0
62 #define ARM_SMCCC_VERSION_1_0 0x10000
63 #define ARM_SMCCC_VERSION_1_1 0x10001
64 #define ARM_SMCCC_VERSION_1_2 0x10002
[all …]
/linux/arch/x86/include/asm/shared/
H A Dtdx.h8 #define TDX_HYPERCALL_STANDARD 0
10 #define TDX_CPUID_LEAF_ID 0x21
14 #define TDG_VP_VMCALL 0
24 #define TDX_ATTR_DEBUG_BIT 0
50 #define TDCS_CONFIG_FLAGS 0x1110000300000016
51 #define TDCS_TD_CTLS 0x1110000300000017
52 #define TDCS_NOTIFY_ENABLES 0x9100000000000010
53 #define TDCS_TOPOLOGY_ENUM_CONFIGURED 0x9100000000000019
59 #define TD_CTLS_PENDING_VE_DISABLE_BIT 0
71 #define TDVMCALL_GET_TD_VM_CALL_INFO 0x10000
[all …]
/linux/Documentation/admin-guide/perf/
H A Dhns3-pmu.rst44 config=0x00204
46 config=0x10204
51 The bits 0~15 of config (here 0x0204) are the true hardware event code. If
52 two events have same value of bits 0~15 of config, that means they are
53 event pair. And the bit 16 of config indicates getting counter 0 or
59 counter 0 / counter 1
75 …$# perf stat -g -e hns3_pmu_sicl_0/config=0x00002,global=1/ -e hns3_pmu_sicl_0/config=0x10002,glob…
86 $# perf stat -a -e hns3_pmu_sicl_0/config=0x1020F,global=1/ -I 1000
90 is same as mac id. The "tc" filter option must be set to 0xF in this mode,
95 $# perf stat -a -e hns3_pmu_sicl_0/config=0x1020F,port=0,tc=0xF/ -I 1000
[all …]
/linux/drivers/media/platform/qcom/venus/
H A Dhfi_cmds.h12 #define HFI_CMD_SYS_INIT 0x10001
13 #define HFI_CMD_SYS_PC_PREP 0x10002
14 #define HFI_CMD_SYS_SET_RESOURCE 0x10003
15 #define HFI_CMD_SYS_RELEASE_RESOURCE 0x10004
16 #define HFI_CMD_SYS_SET_PROPERTY 0x10005
17 #define HFI_CMD_SYS_GET_PROPERTY 0x10006
18 #define HFI_CMD_SYS_SESSION_INIT 0x10007
19 #define HFI_CMD_SYS_SESSION_END 0x10008
20 #define HFI_CMD_SYS_SET_BUFFERS 0x10009
21 #define HFI_CMD_SYS_TEST_SSR 0x10101
[all …]
/linux/include/uapi/linux/
H A Ddlmconstants.h31 #define DLM_LOCK_NL 0 /* null */
46 * either return -EAGAIN from the dlm_lock call or will return 0 from
140 #define DLM_LKF_NOQUEUE 0x00000001
141 #define DLM_LKF_CANCEL 0x00000002
142 #define DLM_LKF_CONVERT 0x00000004
143 #define DLM_LKF_VALBLK 0x00000008
144 #define DLM_LKF_QUECVT 0x00000010
145 #define DLM_LKF_IVVALBLK 0x00000020
146 #define DLM_LKF_CONVDEADLK 0x00000040
147 #define DLM_LKF_PERSISTENT 0x00000080
[all …]
/linux/tools/perf/pmu-events/arch/x86/clearwaterforest/
H A Dcache.json4 "Counter": "0,1,2,3,4,5,6,7",
5 "EventCode": "0x2e",
9 "UMask": "0x41"
13 "Counter": "0,1,2,3,4,5,6,7",
14 "EventCode": "0x2e",
18 "UMask": "0x4f"
22 "Counter": "0,1,2,3,4,5,6,7",
23 "EventCode": "0xd0",
25 "PublicDescription": "Counts the number of load ops retired. Available PDIST counters: 0,1",
27 "UMask": "0x81"
[all …]
/linux/arch/x86/kvm/
H A Dpmu.h20 #define VMWARE_BACKDOOR_PMC_HOST_TSC 0x10000
21 #define VMWARE_BACKDOOR_PMC_REAL_TIME 0x10001
22 #define VMWARE_BACKDOOR_PMC_APPARENT_TIME 0x10002
51 * supported if "CPUID.0AH: EAX[7:0] > 0", i.e. if the PMU version is in kvm_pmu_has_perf_global_ctrl()
63 * mapped to bits 31:0 and fixed counters mapped to 63:32, e.g. fixed counter 0
81 if (idx >= 0 && idx < pmu->nr_arch_fixed_counters) in kvm_pmc_idx_to_pmc()
/linux/drivers/net/wireless/broadcom/brcm80211/brcmfmac/
H A Dsdio.h13 #define SDIOD_FBR_SIZE 0x100
16 #define SDIO_FUNC_ENABLE_1 0x02
17 #define SDIO_FUNC_ENABLE_2 0x04
20 #define SDIO_FUNC_READY_1 0x02
21 #define SDIO_FUNC_READY_2 0x04
24 #define INTR_STATUS_FUNC1 0x2
25 #define INTR_STATUS_FUNC2 0x4
28 #define REG_F0_REG_MASK 0x7FF
29 #define REG_F1_MISC_MASK 0x1FFFF
31 /* function 0 vendor specific CCCR registers */
[all …]
/linux/Documentation/core-api/
H A Dunaligned-memory-access.rst23 from an address that is not evenly divisible by N (i.e. addr % N != 0).
24 For example, reading 4 bytes of data from address 0x10004 is fine, but
25 reading 4 bytes of data from address 0x10005 would be an unaligned memory
41 divisible by N, i.e. addr % N == 0.
94 starting at address 0x10000. With a basic level of understanding, it would
97 structure, i.e. address 0x10002, but that address is not evenly divisible
159 return fold == 0;
163 return ((a[0] ^ b[0]) | (a[1] ^ b[1]) | (a[2] ^ b[2])) == 0;
169 able to access memory on arbitrary boundaries, the reference to a[0] causes
172 Think about what would happen if addr1 was an odd address such as 0x10003.
[all …]
/linux/tools/perf/pmu-events/arch/x86/grandridge/
H A Dcache.json4 "Counter": "0,1,2,3,4,5,6,7",
5 "EventCode": "0x51",
9 "UMask": "0x1"
13 "Counter": "0,1,2,3,4,5,6,7",
14 "EventCode": "0x25",
18 "UMask": "0x4"
22 "Counter": "0,1,2,3,4,5,6,7",
23 "EventCode": "0x25",
27 "UMask": "0x10"
31 "Counter": "0,1,2,3,4,5,6,7",
[all …]
/linux/include/linux/
H A Darm-smccc.h25 #define ARM_SMCCC_STD_CALL _AC(0,U)
29 #define ARM_SMCCC_SMC_32 0
33 #define ARM_SMCCC_OWNER_MASK 0x3F
36 #define ARM_SMCCC_FUNC_MASK 0xFFFF
52 #define ARM_SMCCC_OWNER_ARCH 0
64 #define ARM_SMCCC_FUNC_QUERY_CALL_UID 0xff01
66 #define ARM_SMCCC_QUIRK_NONE 0
69 #define ARM_SMCCC_VERSION_1_0 0x10000
70 #define ARM_SMCCC_VERSION_1_1 0x10001
71 #define ARM_SMCCC_VERSION_1_2 0x10002
[all …]
/linux/tools/perf/pmu-events/arch/x86/sierraforest/
H A Dcache.json4 "Counter": "0,1,2,3,4,5,6,7",
5 "EventCode": "0x51",
9 "UMask": "0x1"
13 "Counter": "0,1,2,3,4,5,6,7",
14 "EventCode": "0x25",
18 "UMask": "0x4"
22 "Counter": "0,1,2,3,4,5,6,7",
23 "EventCode": "0x25",
27 "UMask": "0x10"
31 "Counter": "0,1,2,3,4,5,6,7",
[all …]
/linux/tools/perf/pmu-events/arch/x86/pantherlake/
H A Dcache.json4 "Counter": "0,1,2,3,4,5,6,7,8,9",
5 "EventCode": "0x51",
9 "UMask": "0x1",
14 "Counter": "0,1,2,3,4,5,6,7,8,9",
15 "EventCode": "0x51",
19 "UMask": "0x4",
24 "Counter": "0,1,2,3,4,5,6,7,8,9",
25 "EventCode": "0x51",
29 "UMask": "0x5",
34 "Counter": "0,1,2,3,4,5,6,7,8,9",
[all …]
/linux/tools/perf/pmu-events/arch/x86/meteorlake/
H A Dcache.json4 "Counter": "0,1,2,3,4,5,6,7",
5 "EventCode": "0x51",
9 "UMask": "0x1",
14 "Counter": "0,1,2,3",
15 "EventCode": "0x51",
18 "UMask": "0x20",
23 "Counter": "0,1,2,3",
24 "EventCode": "0x51",
28 "UMask": "0x1",
33 "Counter": "0,1,2,3",
[all …]
/linux/tools/perf/pmu-events/arch/x86/alderlake/
H A Dcache.json4 "Counter": "0,1,2,3",
5 "EventCode": "0x51",
8 "UMask": "0x20",
13 "Counter": "0,1,2,3",
14 "EventCode": "0x51",
18 "UMask": "0x1",
23 "Counter": "0,1,2,3",
24 "EventCode": "0x48",
28 "UMask": "0x2",
33 "Counter": "0,1,2,3",
[all …]
/linux/tools/perf/pmu-events/arch/x86/lunarlake/
H A Dcache.json4 "Counter": "0,1,2,3,4,5,6,7",
5 "EventCode": "0x31",
13 "Counter": "0,1,2,3,4,5,6,7",
14 "EventCode": "0x51",
18 "UMask": "0x1",
23 "Counter": "0,1,2,3,4,5,6,7,8,9",
24 "EventCode": "0x51",
28 "UMask": "0x1",
33 "Counter": "0,1,2,3,4,5,6,7,8,9",
34 "EventCode": "0x51",
[all …]
/linux/arch/riscv/boot/dts/sophgo/
H A Dsg2044-cpus.dtsi12 #size-cells = <0>;
15 cpu0: cpu@0 {
17 reg = <0>;
2611 l2_cache0: cache-controller-0 {
2784 <0x00003 0x00000000 0x00000010>,
2785 <0x00004 0x00000000 0x00000011>,
2786 <0x00005 0x00000000 0x00000007>,
2787 <0x00006 0x00000000 0x00000006>,
2788 <0x00008 0x00000000 0x00000027>,
2789 <0x00009 0x00000000 0x00000028>,
[all …]
/linux/tools/perf/pmu-events/arch/x86/alderlaken/
H A Dcache.json4 "Counter": "0,1,2,3,4,5",
5 "EventCode": "0x24",
12 "Counter": "0,1,2,3,4,5",
13 "EventCode": "0x24",
17 "UMask": "0x2"
21 "Counter": "0,1,2,3,4,5",
22 "EventCode": "0x24",
26 "UMask": "0x1"
30 "Counter": "0,1,2,3,4,5",
31 "EventCode": "0x2e",
[all …]
/linux/drivers/gpu/drm/radeon/
H A Drv770.c56 unsigned fb_div = 0, vclk_div = 0, dclk_div = 0; in rv770_set_uvd_clocks()
71 return 0; in rv770_set_uvd_clocks()
75 43663, 0x03FFFFFE, 1, 30, ~0, in rv770_set_uvd_clocks()
84 /* set UPLL_FB_DIV to 0x50000 */ in rv770_set_uvd_clocks()
85 WREG32_P(CG_UPLL_FUNC_CNTL_3, UPLL_FB_DIV(0x50000), ~UPLL_FB_DIV_MASK); in rv770_set_uvd_clocks()
88 WREG32_P(CG_UPLL_FUNC_CNTL, 0, ~(UPLL_RESET_MASK | UPLL_SLEEP_MASK)); in rv770_set_uvd_clocks()
90 /* assert BYPASS EN and FB_DIV[0] <- ??? why? */ in rv770_set_uvd_clocks()
117 WREG32_P(CG_UPLL_FUNC_CNTL, 0, ~UPLL_RESET_MASK); in rv770_set_uvd_clocks()
121 /* deassert BYPASS EN and FB_DIV[0] <- ??? why? */ in rv770_set_uvd_clocks()
122 WREG32_P(CG_UPLL_FUNC_CNTL, 0, ~UPLL_BYPASS_EN_MASK); in rv770_set_uvd_clocks()
[all …]
/linux/arch/arm64/boot/dts/hisilicon/
H A Dhip06.dtsi23 #size-cells = <0>;
87 reg = <0x10000>;
95 reg = <0x10001>;
103 reg = <0x10002>;
111 reg = <0x10003>;
119 reg = <0x10100>;
127 reg = <0x10101>;
135 reg = <0x10102>;
143 reg = <0x10103>;
151 reg = <0x10200>;
[all …]
/linux/drivers/usb/host/
H A Dpci-quirks.c26 #define UHCI_USBLEGSUP 0xc0 /* legacy support */
27 #define UHCI_USBCMD 0 /* command register */
29 #define UHCI_USBLEGSUP_RWC 0x8f00 /* the R/WC bits */
30 #define UHCI_USBLEGSUP_RO 0x5040 /* R/O and reserved bits */
31 #define UHCI_USBCMD_RUN 0x0001 /* RUN/STOP bit */
32 #define UHCI_USBCMD_HCRESET 0x0002 /* Host Controller reset */
33 #define UHCI_USBCMD_EGSM 0x0008 /* Global Suspend Mode */
34 #define UHCI_USBCMD_CONFIGURE 0x0040 /* Config Flag */
35 #define UHCI_USBINTR_RESUME 0x0002 /* Resume interrupt enable */
37 #define OHCI_CONTROL 0x04
[all …]
/linux/tools/perf/pmu-events/arch/x86/rocketlake/
H A Dcache.json4 "Counter": "0,1,2,3",
5 "EventCode": "0x51",
9 "UMask": "0x1"
13 "Counter": "0,1,2,3",
14 "EventCode": "0x48",
18 "UMask": "0x2"
22 "Counter": "0,1,2,3",
25 "EventCode": "0x48",
29 "UMask": "0x2"
33 "Counter": "0,1,2,3",
[all …]
/linux/tools/perf/pmu-events/arch/x86/icelake/
H A Dcache.json4 "Counter": "0,1,2,3",
5 "EventCode": "0x51",
9 "UMask": "0x1"
13 "Counter": "0,1,2,3",
14 "EventCode": "0x48",
18 "UMask": "0x2"
22 "Counter": "0,1,2,3",
25 "EventCode": "0x48",
29 "UMask": "0x2"
33 "Counter": "0,1,2,3",
[all …]

12