Home
last modified time | relevance | path

Searched +full:0 +full:x0808 (Results 1 – 25 of 187) sorted by relevance

12345678

/linux/drivers/clk/samsung/
H A Dclk-exynos5260.h15 #define MUX_SEL_AUD 0x0200
16 #define MUX_ENABLE_AUD 0x0300
17 #define MUX_STAT_AUD 0x0400
18 #define MUX_IGNORE_AUD 0x0500
19 #define DIV_AUD0 0x0600
20 #define DIV_AUD1 0x0604
21 #define DIV_STAT_AUD0 0x0700
22 #define DIV_STAT_AUD1 0x0704
23 #define EN_ACLK_AUD 0x0800
24 #define EN_PCLK_AUD 0x0900
[all …]
/linux/drivers/media/usb/stk1160/
H A Dstk1160-ac97.c31 return 0; in stk1160_ac97_wait_transfer_complete()
46 stk1160_write_reg(dev, STK1160_AC97_CMD, value & 0xff); in stk1160_write_ac97()
47 stk1160_write_reg(dev, STK1160_AC97_CMD + 1, (value & 0xff00) >> 8); in stk1160_write_ac97()
50 stk1160_write_reg(dev, STK1160_AC97CTL_0, 0x8c); in stk1160_write_ac97()
59 u8 vall = 0; in stk1160_read_ac97()
60 u8 valh = 0; in stk1160_read_ac97()
66 stk1160_write_reg(dev, STK1160_AC97CTL_0, 0x8b); in stk1160_read_ac97()
69 if (stk1160_ac97_wait_transfer_complete(dev) < 0) in stk1160_read_ac97()
70 return 0; in stk1160_read_ac97()
84 value = stk1160_read_ac97(dev, 0x12); /* CD volume */ in stk1160_ac97_dump_regs()
[all …]
/linux/drivers/net/wireless/realtek/rtw89/
H A Drtw8852bt_rfk_table.c8 RTW89_DECL_RFK_WM(0x12a8, 0x0000000f, 0x4),
9 RTW89_DECL_RFK_WM(0x32a8, 0x0000000f, 0x4),
10 RTW89_DECL_RFK_WM(0x12bc, 0x000ffff0, 0x5555),
11 RTW89_DECL_RFK_WM(0x32bc, 0x000ffff0, 0x5555),
12 RTW89_DECL_RFK_WM(0x0300, 0xff000000, 0x16),
13 RTW89_DECL_RFK_WM(0x0304, 0x000000ff, 0x19),
14 RTW89_DECL_RFK_WM(0x0314, 0xffff0000, 0x2041),
15 RTW89_DECL_RFK_WM(0x0318, 0xffffffff, 0x2041),
16 RTW89_DECL_RFK_WM(0x0318, 0xffffffff, 0x20012041),
17 RTW89_DECL_RFK_WM(0x0020, 0x00006000, 0x3),
[all …]
H A Drtw8852b_rfk_table.c8 RTW89_DECL_RFK_WM(0xC0D4, 0xffffffff, 0x4486888c),
9 RTW89_DECL_RFK_WM(0xC0D8, 0xffffffff, 0xc6ba10e0),
10 RTW89_DECL_RFK_WM(0xc0dc, 0xffffffff, 0x30c52868),
11 RTW89_DECL_RFK_WM(0xc0e0, 0xffffffff, 0x05008128),
12 RTW89_DECL_RFK_WM(0xc0e4, 0xffffffff, 0x0000272b),
13 RTW89_DECL_RFK_WM(0xC1D4, 0xffffffff, 0x4486888c),
14 RTW89_DECL_RFK_WM(0xC1D8, 0xffffffff, 0xc6ba10e0),
15 RTW89_DECL_RFK_WM(0xc1dc, 0xffffffff, 0x30c52868),
16 RTW89_DECL_RFK_WM(0xc1e0, 0xffffffff, 0x05008128),
17 RTW89_DECL_RFK_WM(0xc1e4, 0xffffffff, 0x0000272b),
[all …]
H A Drtw8852c_rfk_table.c8 RTW89_DECL_RFK_WM(0xc004, BIT(17), 0x1),
9 RTW89_DECL_RFK_WM(0xc024, BIT(17), 0x1),
10 RTW89_DECL_RFK_WM(0xc104, BIT(17), 0x1),
11 RTW89_DECL_RFK_WM(0xc124, BIT(17), 0x1),
17 RTW89_DECL_RFK_WM(0xc000, BIT(17), 0x0),
18 RTW89_DECL_RFK_WM(0xc000, BIT(17), 0x1),
24 RTW89_DECL_RFK_WM(0xc100, BIT(17), 0x0),
25 RTW89_DECL_RFK_WM(0xc100, BIT(17), 0x1),
31 RTW89_DECL_RFK_WM(0x12b8, BIT(30), 0x1),
32 RTW89_DECL_RFK_WM(0x030c, BIT(28), 0x1),
[all …]
H A Drtw8851b_rfk_table.c8 RTW89_DECL_RFK_WM(0xc210, 0x003fc000, 0x80),
9 RTW89_DECL_RFK_WM(0xc224, 0x003fc000, 0x80),
10 RTW89_DECL_RFK_WM(0xc0f8, 0x30000000, 0x3),
11 RTW89_DECL_RFK_WM(0x12b8, BIT(30), 0x1),
12 RTW89_DECL_RFK_WM(0x030c, 0x1f000000, 0x1f),
13 RTW89_DECL_RFK_WM(0x032c, 0xc0000000, 0x0),
14 RTW89_DECL_RFK_WM(0x032c, BIT(22), 0x0),
15 RTW89_DECL_RFK_WM(0x032c, BIT(22), 0x1),
16 RTW89_DECL_RFK_WM(0x032c, BIT(16), 0x0),
17 RTW89_DECL_RFK_WM(0x032c, BIT(20), 0x1),
[all …]
/linux/tools/testing/selftests/powerpc/pmu/ebb/
H A Dbusy_loop.S31 li r3, 0x3030
33 li r4, 0x4040
35 li r5, 0x5050
37 li r6, 0x6060
39 li r7, 0x7070
41 li r8, 0x0808
43 li r9, 0x0909
45 li r10, 0x1010
47 li r11, 0x1111
49 li r14, 0x1414
[all …]
/linux/drivers/ata/
H A Dpata_triflex.c46 { 0x80, 1, 0x01, 0x01 }, in triflex_prereset()
47 { 0x80, 1, 0x02, 0x02 } in triflex_prereset()
76 u32 timing = 0; in triflex_load_timing()
78 int channel_offset = ap->port_no ? 0x74: 0x70; in triflex_load_timing()
79 unsigned int is_slave = (adev->devno != 0); in triflex_load_timing()
88 timing = 0x0103;break; in triflex_load_timing()
90 timing = 0x0203;break; in triflex_load_timing()
92 timing = 0x0808;break; in triflex_load_timing()
96 timing = 0x0F0F;break; in triflex_load_timing()
98 timing = 0x0202;break; in triflex_load_timing()
[all …]
/linux/drivers/gpu/drm/tiny/
H A Dili9225.c33 #define ILI9225_DRIVER_READ_CODE 0x00
34 #define ILI9225_DRIVER_OUTPUT_CONTROL 0x01
35 #define ILI9225_LCD_AC_DRIVING_CONTROL 0x02
36 #define ILI9225_ENTRY_MODE 0x03
37 #define ILI9225_DISPLAY_CONTROL_1 0x07
38 #define ILI9225_BLANK_PERIOD_CONTROL_1 0x08
39 #define ILI9225_FRAME_CYCLE_CONTROL 0x0b
40 #define ILI9225_INTERFACE_CONTROL 0x0c
41 #define ILI9225_OSCILLATION_CONTROL 0x0f
42 #define ILI9225_POWER_CONTROL_1 0x10
[all …]
/linux/arch/arm/mach-imx/
H A Diim.h11 #define MXC_IIMSTAT 0x0000
12 #define MXC_IIMSTATM 0x0004
13 #define MXC_IIMERR 0x0008
14 #define MXC_IIMEMASK 0x000C
15 #define MXC_IIMFCTL 0x0010
16 #define MXC_IIMUA 0x0014
17 #define MXC_IIMLA 0x0018
18 #define MXC_IIMSDAT 0x001C
19 #define MXC_IIMPREV 0x0020
20 #define MXC_IIMSREV 0x0024
[all …]
/linux/drivers/media/rc/keymaps/
H A Drc-d680-dmb.c12 { 0x0038, KEY_SWITCHVIDEOMODE }, /* TV/AV */
13 { 0x080c, KEY_ZOOM },
14 { 0x0800, KEY_NUMERIC_0 },
15 { 0x0001, KEY_NUMERIC_1 },
16 { 0x0802, KEY_NUMERIC_2 },
17 { 0x0003, KEY_NUMERIC_3 },
18 { 0x0804, KEY_NUMERIC_4 },
19 { 0x0005, KEY_NUMERIC_5 },
20 { 0x0806, KEY_NUMERIC_6 },
21 { 0x0007, KEY_NUMERIC_7 },
[all …]
H A Drc-anysee.c12 { 0x0800, KEY_NUMERIC_0 },
13 { 0x0801, KEY_NUMERIC_1 },
14 { 0x0802, KEY_NUMERIC_2 },
15 { 0x0803, KEY_NUMERIC_3 },
16 { 0x0804, KEY_NUMERIC_4 },
17 { 0x0805, KEY_NUMERIC_5 },
18 { 0x0806, KEY_NUMERIC_6 },
19 { 0x0807, KEY_NUMERIC_7 },
20 { 0x0808, KEY_NUMERIC_8 },
21 { 0x0809, KEY_NUMERIC_9 },
[all …]
H A Drc-asus-ps3-100.c12 { 0x081c, KEY_HOME }, /* home */
13 { 0x081e, KEY_TV }, /* tv */
14 { 0x0803, KEY_TEXT }, /* teletext */
15 { 0x0829, KEY_POWER }, /* close */
17 { 0x080b, KEY_RED }, /* red */
18 { 0x080d, KEY_YELLOW }, /* yellow */
19 { 0x0806, KEY_BLUE }, /* blue */
20 { 0x0807, KEY_GREEN }, /* green */
22 /* Keys 0 to 9 */
23 { 0x082a, KEY_NUMERIC_0 },
[all …]
H A Drc-asus-pc39.c18 /* Keys 0 to 9 */
19 { 0x082a, KEY_NUMERIC_0 },
20 { 0x0816, KEY_NUMERIC_1 },
21 { 0x0812, KEY_NUMERIC_2 },
22 { 0x0814, KEY_NUMERIC_3 },
23 { 0x0836, KEY_NUMERIC_4 },
24 { 0x0832, KEY_NUMERIC_5 },
25 { 0x0834, KEY_NUMERIC_6 },
26 { 0x080e, KEY_NUMERIC_7 },
27 { 0x080a, KEY_NUMERIC_8 },
[all …]
/linux/sound/pci/ac97/
H A Dac97_patch.c32 for (idx = 0; idx < count; idx++) { in patch_build_controls()
34 if (err < 0) in patch_build_controls()
37 return 0; in patch_build_controls()
80 ucontrol->value.enumerated.item[0] = ac97->indep_surround; in ac97_surround_jack_mode_get()
81 return 0; in ac97_surround_jack_mode_get()
87 unsigned char indep = !!ucontrol->value.enumerated.item[0]; in ac97_surround_jack_mode_put()
95 return 0; in ac97_surround_jack_mode_put()
109 ucontrol->value.enumerated.item[0] = ac97->channel_mode; in ac97_channel_mode_get()
110 return 0; in ac97_channel_mode_get()
116 unsigned char mode = ucontrol->value.enumerated.item[0]; in ac97_channel_mode_put()
[all …]
/linux/sound/usb/caiaq/
H A Ddevice.h7 #define USB_VID_NATIVEINSTRUMENTS 0x17cc
9 #define USB_PID_RIGKONTROL2 0x1969
10 #define USB_PID_RIGKONTROL3 0x1940
11 #define USB_PID_KORECONTROLLER 0x4711
12 #define USB_PID_KORECONTROLLER2 0x4712
13 #define USB_PID_AK1 0x0815
14 #define USB_PID_AUDIO2DJ 0x041c
15 #define USB_PID_AUDIO4DJ 0x0839
16 #define USB_PID_AUDIO8DJ 0x1978
17 #define USB_PID_SESSIONIO 0x1915
[all …]
/linux/sound/soc/codecs/
H A Dmt6351.h12 #define MT6351_AFE_UL_DL_CON0 (0x2000 + 0x0000)
13 #define MT6351_AFE_DL_SRC2_CON0_H (0x2000 + 0x0002)
14 #define MT6351_AFE_DL_SRC2_CON0_L (0x2000 + 0x0004)
15 #define MT6351_AFE_DL_SDM_CON0 (0x2000 + 0x0006)
16 #define MT6351_AFE_DL_SDM_CON1 (0x2000 + 0x0008)
17 #define MT6351_AFE_UL_SRC_CON0_H (0x2000 + 0x000a)
18 #define MT6351_AFE_UL_SRC_CON0_L (0x2000 + 0x000c)
19 #define MT6351_AFE_UL_SRC_CON1_H (0x2000 + 0x000e)
20 #define MT6351_AFE_UL_SRC_CON1_L (0x2000 + 0x0010)
21 #define MT6351_AFE_TOP_CON0 (0x2000 + 0x0012)
[all …]
/linux/drivers/gpu/drm/nouveau/nvkm/engine/disp/
H A Dg84.c37 const u32 hoff = head * 0x800; in g84_sor_hdmi_infoframe_vsi()
39 nvkm_mask(device, 0x61653c + hoff, 0x00010001, 0x00010000); in g84_sor_hdmi_infoframe_vsi()
45 nvkm_wr32(device, 0x616544 + hoff, vsi.header); in g84_sor_hdmi_infoframe_vsi()
46 nvkm_wr32(device, 0x616548 + hoff, vsi.subpack0_low); in g84_sor_hdmi_infoframe_vsi()
47 nvkm_wr32(device, 0x61654c + hoff, vsi.subpack0_high); in g84_sor_hdmi_infoframe_vsi()
49 /* nvkm_wr32(device, 0x616550 + hoff, vsi.subpack1_low); */ in g84_sor_hdmi_infoframe_vsi()
50 /* nvkm_wr32(device, 0x616554 + hoff, vsi.subpack1_high); */ in g84_sor_hdmi_infoframe_vsi()
52 nvkm_mask(device, 0x61653c + hoff, 0x00010001, 0x00010001); in g84_sor_hdmi_infoframe_vsi()
60 const u32 hoff = head * 0x800; in g84_sor_hdmi_infoframe_avi()
64 nvkm_mask(device, 0x616520 + hoff, 0x00000001, 0x00000000); in g84_sor_hdmi_infoframe_avi()
[all …]
H A Dgt200.c33 .mthd = 0x0000,
34 .addr = 0x000000,
36 { 0x0080, 0x000000 },
37 { 0x0084, 0x6109a0 },
38 { 0x0088, 0x6109c0 },
39 { 0x008c, 0x6109c8 },
40 { 0x0090, 0x6109b4 },
41 { 0x0094, 0x610970 },
42 { 0x00a0, 0x610998 },
43 { 0x00a4, 0x610964 },
[all …]
/linux/drivers/mfd/
H A Dwm97xx-core.c23 #define WM9705_VENDOR_ID 0x574d4c05
24 #define WM9712_VENDOR_ID 0x574d4c12
25 #define WM9713_VENDOR_ID 0x574d4c13
26 #define WM97xx_VENDOR_ID_MASK 0xffffffff
42 case AC97_GPIO_CFG ... 0x5c: in wm97xx_readable_reg()
44 case 0x74 ... AC97_VENDOR_ID2: in wm97xx_readable_reg()
63 { 0x02, 0x8000 },
64 { 0x04, 0x8000 },
65 { 0x06, 0x8000 },
66 { 0x0a, 0x8000 },
[all …]
/linux/arch/arm/boot/dts/ti/omap/
H A Ddm8148-evm.dts13 reg = <0x80000000 0x40000000>; /* 1 GB */
36 ethphy0: ethernet-phy@0 {
37 reg = <0>;
46 ranges = <0 0 0x04000000 0x01000000>; /* CS0: 16MB for NAND */
48 nand@0,0 {
50 reg = <0 0 4>; /* CS0, offset 0, IO size 4 */
52 interrupts = <0 IRQ_TYPE_NONE>, /* fifoevent */
60 gpmc,sync-clk-ps = <0>;
61 gpmc,cs-on-ns = <0>;
67 gpmc,we-on-ns = <0>;
[all …]
H A Ddra62x-j5eco-evm.dts13 reg = <0x80000000 0x40000000>; /* 1 GB */
36 ethphy0: ethernet-phy@0 {
37 reg = <0>;
46 ranges = <0 0 0x04000000 0x01000000>; /* CS0: 16MB for NAND */
48 nand@0,0 {
50 reg = <0 0 4>; /* CS0, offset 0, IO size 4 */
52 interrupts = <0 IRQ_TYPE_NONE>, /* fifoevent */
60 gpmc,sync-clk-ps = <0>;
61 gpmc,cs-on-ns = <0>;
67 gpmc,we-on-ns = <0>;
[all …]
/linux/drivers/net/ethernet/engleder/
H A Dtsnep_hw.h12 #define ECM_TYPE 0x0000
13 #define ECM_REVISION_MASK 0x000000FF
14 #define ECM_REVISION_SHIFT 0
15 #define ECM_VERSION_MASK 0x0000FF00
17 #define ECM_QUEUE_COUNT_MASK 0x00070000
19 #define ECM_GATE_CONTROL 0x02000000
22 #define ECM_SYSTEM_TIME_LOW 0x0008
23 #define ECM_SYSTEM_TIME_HIGH 0x000C
26 #define ECM_CLOCK_RATE 0x0010
27 #define ECM_CLOCK_RATE_OFFSET_MASK 0x7FFFFFFF
[all …]
/linux/drivers/staging/fbtft/
H A Dfb_bd663474.c31 write_reg(par, 0x000, 0x0001); /*oscillator 0: stop, 1: operation */ in init_display()
35 write_reg(par, 0x100, 0x0000); /* power supply setup */ in init_display()
36 write_reg(par, 0x101, 0x0000); in init_display()
37 write_reg(par, 0x102, 0x3110); in init_display()
38 write_reg(par, 0x103, 0xe200); in init_display()
39 write_reg(par, 0x110, 0x009d); in init_display()
40 write_reg(par, 0x111, 0x0022); in init_display()
41 write_reg(par, 0x100, 0x0120); in init_display()
44 write_reg(par, 0x100, 0x3120); in init_display()
47 write_reg(par, 0x001, 0x0100); in init_display()
[all …]
/linux/include/video/
H A Datmel_lcdc.h18 #define ATMEL_LCDC_WIRING_BGR 0
37 #define ATMEL_LCDC_DMABADDR1 0x00
38 #define ATMEL_LCDC_DMABADDR2 0x04
39 #define ATMEL_LCDC_DMAFRMPT1 0x08
40 #define ATMEL_LCDC_DMAFRMPT2 0x0c
41 #define ATMEL_LCDC_DMAFRMADD1 0x10
42 #define ATMEL_LCDC_DMAFRMADD2 0x14
44 #define ATMEL_LCDC_DMAFRMCFG 0x18
45 #define ATMEL_LCDC_FRSIZE (0x7fffff << 0)
47 #define ATMEL_LCDC_BLENGTH (0x7f << ATMEL_LCDC_BLENGTH_OFFSET)
[all …]

12345678