| /freebsd/sys/contrib/device-tree/src/arm/nxp/imx/ |
| H A D | imx7ulp-pinfunc.h | 15 #define IMX7ULP_PAD_PTC0__PTC0 0x0000 0x0000 0x1 0x0 16 #define IMX7ULP_PAD_PTC0__TRACE_D15 0x0000 0x0000 0xa 0x0 17 #define IMX7ULP_PAD_PTC0__LPUART4_CTS_B 0x0000 0x0244 0x4 0x1 18 #define IMX7ULP_PAD_PTC0__LPI2C4_SCL 0x0000 0x0278 0x5 0x1 19 #define IMX7ULP_PAD_PTC0__TPM4_CLKIN 0x0000 0x0298 0x6 0x1 20 #define IMX7ULP_PAD_PTC0__FB_AD0 0x0000 0x0000 0x9 0x0 21 #define IMX7ULP_PAD_PTC1__PTC1 0x0004 0x0000 0x1 0x0 22 #define IMX7ULP_PAD_PTC1__TRACE_D14 0x0004 0x0000 0xa 0x0 23 #define IMX7ULP_PAD_PTC1__LPUART4_RTS_B 0x0004 0x0000 0x4 0x0 24 #define IMX7ULP_PAD_PTC1__LPI2C4_SDA 0x0004 0x027c 0x5 0x1 [all …]
|
| H A D | imx6ul-pinfunc.h | 13 #define MX6UL_PAD_BOOT_MODE0__GPIO5_IO10 0x0014 0x02a0 0x0000 5 0 14 #define MX6UL_PAD_BOOT_MODE1__GPIO5_IO11 0x0018 0x02a4 0x0000 5 0 16 #define MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00 0x001c 0x02a8 0x0000 5 0 17 #define MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01 0x0020 0x02ac 0x0000 5 0 18 #define MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02 0x0024 0x02b0 0x0000 5 0 19 #define MX6UL_PAD_SNVS_TAMPER3__GPIO5_IO03 0x0028 0x02b4 0x0000 5 0 20 #define MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04 0x002c 0x02b8 0x0000 5 0 21 #define MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05 0x0030 0x02bc 0x0000 5 0 22 #define MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06 0x0034 0x02c0 0x0000 5 0 23 #define MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07 0x0038 0x02c4 0x0000 5 0 [all …]
|
| H A D | imx6sll-pinfunc.h | 15 #define MX6SLL_PAD_WDOG_B__WDOG1_B 0x0014 0x02DC 0x0000 0x0 0x0 16 #define MX6SLL_PAD_WDOG_B__WDOG1_RESET_B_DEB 0x0014 0x02DC 0x0000 0x1 0x0 17 #define MX6SLL_PAD_WDOG_B__UART5_RI_B 0x0014 0x02DC 0x0000 0x2 0x0 18 #define MX6SLL_PAD_WDOG_B__GPIO3_IO18 0x0014 0x02DC 0x0000 0x5 0x0 19 #define MX6SLL_PAD_REF_CLK_24M__XTALOSC_REF_CLK_24M 0x0018 0x02E0 0x0000 0x0 0x0 20 #define MX6SLL_PAD_REF_CLK_24M__I2C3_SCL 0x0018 0x02E0 0x068C 0x1 0x0 21 #define MX6SLL_PAD_REF_CLK_24M__PWM3_OUT 0x0018 0x02E0 0x0000 0x2 0x0 22 #define MX6SLL_PAD_REF_CLK_24M__USB_OTG2_ID 0x0018 0x02E0 0x0560 0x3 0x0 23 #define MX6SLL_PAD_REF_CLK_24M__CCM_PMIC_READY 0x0018 0x02E0 0x05AC 0x4 0x0 24 #define MX6SLL_PAD_REF_CLK_24M__GPIO3_IO21 0x0018 0x02E0 0x0000 0x5 0x0 [all …]
|
| H A D | imx6ull-pinfunc.h | 16 #define MX6UL_PAD_UART5_TX_DATA__UART5_DTE_RX 0x00BC 0x0348 0x0644 0x0 0x6 18 #define MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX 0x00C0 0x034C 0x0644 0x0 0x7 20 #define MX6UL_PAD_ENET1_RX_EN__UART5_DCE_RTS 0x00CC 0x0358 0x0640 0x1 0x5 22 #define MX6UL_PAD_ENET1_TX_DATA0__UART5_DTE_RTS 0x00D0 0x035C 0x0640 0x1 0x6 24 #define MX6UL_PAD_CSI_DATA02__UART5_DCE_RTS 0x01EC 0x0478 0x0640 0x8 0x7 27 #define MX6ULL_PAD_UART1_TX_DATA__UART5_DCE_TX 0x0084 0x0310 0x0000 0x9 0x0 28 #define MX6ULL_PAD_UART1_TX_DATA__UART5_DTE_RX 0x0084 0x0310 0x0644 0x9 0x4 29 #define MX6ULL_PAD_UART1_RX_DATA__UART5_DCE_RX 0x0088 0x0314 0x0644 0x9 0x5 30 #define MX6ULL_PAD_UART1_RX_DATA__UART5_DTE_TX 0x0088 0x0314 0x0000 0x9 0x0 31 #define MX6ULL_PAD_UART1_CTS_B__UART5_DCE_CTS 0x008C 0x0318 0x0000 0x9 0x0 [all …]
|
| H A D | imx6sx-pinfunc.h | 13 #define MX6SX_PAD_GPIO1_IO00__I2C1_SCL 0x0014 0x035C 0x07A8 0x0 0x1 14 #define MX6SX_PAD_GPIO1_IO00__USDHC1_VSELECT 0x0014 0x035C 0x0000 0x1 0x0 15 #define MX6SX_PAD_GPIO1_IO00__SPDIF_LOCK 0x0014 0x035C 0x0000 0x2 0x0 16 #define MX6SX_PAD_GPIO1_IO00__CCM_WAIT 0x0014 0x035C 0x0000 0x3 0x0 17 #define MX6SX_PAD_GPIO1_IO00__WDOG1_WDOG_ANY 0x0014 0x035C 0x0000 0x4 0x0 18 #define MX6SX_PAD_GPIO1_IO00__GPIO1_IO_0 0x0014 0x035C 0x0000 0x5 0x0 19 #define MX6SX_PAD_GPIO1_IO00__SNVS_HP_WRAPPER_VIO_5 0x0014 0x035C 0x0000 0x6 0x0 20 #define MX6SX_PAD_GPIO1_IO00__PHY_DTB_1 0x0014 0x035C 0x0000 0x7 0x0 21 #define MX6SX_PAD_GPIO1_IO01__I2C1_SDA 0x0018 0x0360 0x07AC 0x0 0x1 22 #define MX6SX_PAD_GPIO1_IO01__USDHC1_RESET_B 0x0018 0x0360 0x0000 0x1 0x0 [all …]
|
| H A D | imx7d-pinfunc.h | 14 #define MX7D_PAD_LPSR_GPIO1_IO00__GPIO1_IO0 0x0000 0x0030 0x0000 0x0 0x0 15 #define MX7D_PAD_LPSR_GPIO1_IO00__PWM4_OUT 0x0000 0x0030 0x0000 0x1 0x0 16 #define MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_ANY 0x0000 0x0030 0x0000 0x2 0x0 17 #define MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_B 0x0000 0x0030 0x0000 0x3 0x0 18 #define MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG__RST_B_DEB 0x0000 0x0030 0x0000 0x4 0x0 19 #define MX7D_PAD_LPSR_GPIO1_IO01__GPIO1_IO1 0x0004 0x0034 0x0000 0x0 0x0 20 #define MX7D_PAD_LPSR_GPIO1_IO01__PWM1_OUT 0x0004 0x0034 0x0000 0x1 0x0 21 #define MX7D_PAD_LPSR_GPIO1_IO01__CCM_ENET_REF_CLK3 0x0004 0x0034 0x0000 0x2 0x0 22 #define MX7D_PAD_LPSR_GPIO1_IO01__SAI1_MCLK 0x0004 0x0034 0x0000 0x3 0x0 23 #define MX7D_PAD_LPSR_GPIO1_IO01__ANATOP_24M_OUT 0x0004 0x0034 0x0000 0x4 0x0 [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/freescale/ |
| H A D | imx8ulp-pinfunc.h | 13 #define MX8ULP_PAD_PTD0__PTD0 0x0000 0x0000 0x1 0x0 14 #define MX8ULP_PAD_PTD0__I2S6_RX_BCLK 0x0000 0x0B44 0x7 0x1 15 #define MX8ULP_PAD_PTD0__SDHC0_RESET_B 0x0000 0x0000 0x8 0x0 16 #define MX8ULP_PAD_PTD0__FLEXSPI2_B_DQS 0x0000 0x0974 0x9 0x1 17 #define MX8ULP_PAD_PTD0__CLKOUT2 0x0000 0x0000 0xa 0x0 18 #define MX8ULP_PAD_PTD0__EPDC0_SDCLK_B 0x0000 0x0000 0xb 0x0 19 #define MX8ULP_PAD_PTD0__LP_APD_DBG_MUX_0 0x0000 0x0000 0xc 0x0 20 #define MX8ULP_PAD_PTD0__CLKOUT1 0x0000 0x0000 0xd 0x0 21 #define MX8ULP_PAD_PTD0__DEBUG_MUX0_0 0x0000 0x0000 0xe 0x0 22 #define MX8ULP_PAD_PTD0__DEBUG_MUX1_0 0x0000 0x0000 0xf 0x0 [all …]
|
| H A D | imx95-pinfunc.h | 13 #define IMX95_PAD_DAP_TDI__JTAG_MUX_TDI 0x0000 0x0204 0x0610 0x00 0x00 14 #define IMX95_PAD_DAP_TDI__NETCMIX_TOP_MQS2_LEFT 0x0000 0x0204 0x0000 0x01 0x00 15 #define IMX95_PAD_DAP_TDI__NETCMIX_TOP_NETC_TMR_1588_ALARM1 0x0000 0x0204 0x0000 0x02 0x00 16 #define IMX95_PAD_DAP_TDI__CAN2_TX 0x0000 0x0204 0x0000 0x03 0x00 17 #define IMX95_PAD_DAP_TDI__FLEXIO2_FLEXIO_BIT30 0x0000 0x0204 0x0000 0x04 0x00 18 #define IMX95_PAD_DAP_TDI__GPIO3_IO_BIT28 0x0000 0x0204 0x0000 0x05 0x00 19 #define IMX95_PAD_DAP_TDI__LPUART5_RX 0x0000 0x0204 0x0570 0x06 0x00 21 #define IMX95_PAD_DAP_TMS_SWDIO__JTAG_MUX_TMS 0x0004 0x0208 0x0614 0x00 0x00 22 #define IMX95_PAD_DAP_TMS_SWDIO__CAN4_TX 0x0004 0x0208 0x0000 0x02 0x00 23 #define IMX95_PAD_DAP_TMS_SWDIO__FLEXIO2_FLEXIO_BIT31 0x0004 0x0208 0x0000 0x04 0x00 [all …]
|
| H A D | imx93-pinfunc.h | 13 #define MX93_PAD_DAP_TDI__JTAG_MUX_TDI 0x0000 0x01B0 0x03D8 0x0 0x0 14 #define MX93_PAD_DAP_TDI__MQS2_LEFT 0x0000 0x01B0 0x0000 0x1 0x0 15 #define MX93_PAD_DAP_TDI__CAN2_TX 0x0000 0x01B0 0x0000 0x3 0x0 16 #define MX93_PAD_DAP_TDI__FLEXIO2_FLEXIO30 0x0000 0x01B0 0x0000 0x4 0x0 17 #define MX93_PAD_DAP_TDI__GPIO3_IO28 0x0000 0x01B0 0x0000 0x5 0x0 18 #define MX93_PAD_DAP_TDI__LPUART5_RX 0x0000 0x01B0 0x0430 0x6 0x0 19 #define MX93_PAD_DAP_TMS_SWDIO__JTAG_MUX_TMS 0x0004 0x01B4 0x03DC 0x0 0x0 20 #define MX93_PAD_DAP_TMS_SWDIO__FLEXIO2_FLEXIO31 0x0004 0x01B4 0x0000 0x4 0x0 21 #define MX93_PAD_DAP_TMS_SWDIO__GPIO3_IO29 0x0004 0x01B4 0x0000 0x5 0x0 22 #define MX93_PAD_DAP_TMS_SWDIO__LPUART5_RTS_B 0x0004 0x01B4 0x0000 0x6 0x0 [all …]
|
| /freebsd/sys/dev/usb/net/ |
| H A D | if_ruereg.h | 29 #define RUE_CONFIG_IDX 0 /* config number 1 */ 30 #define RUE_IFACE_IDX 0 32 #define RUE_INTR_PKTLEN 0x8 38 #define RUE_IDR0 0x0120 39 #define RUE_IDR1 0x0121 40 #define RUE_IDR2 0x0122 41 #define RUE_IDR3 0x0123 42 #define RUE_IDR4 0x0124 43 #define RUE_IDR5 0x0125 45 #define RUE_MAR0 0x0126 [all …]
|
| /freebsd/sys/contrib/dev/mediatek/mt76/mt7925/ |
| H A D | regs.h | 9 #define MT_MDP_BASE 0x820cc800 12 #define MT_MDP_DCR0 MT_MDP(0x000) 16 #define MT_MDP_DCR1 MT_MDP(0x004) 19 #define MT_MDP_BNRCFR0(_band) MT_MDP(0x090 + ((_band) << 8)) 24 #define MT_MDP_BNRCFR1(_band) MT_MDP(0x094 + ((_band) << 8)) 28 #define MT_MDP_TO_HIF 0 31 #define MT_WFDMA0_HOST_INT_ENA MT_WFDMA0(0x204) 32 #define MT_WFDMA0_HOST_INT_DIS MT_WFDMA0(0x22c) 65 #define MT_RX_DATA_RING_BASE MT_WFDMA0(0x500) 67 #define MT_INFRA_CFG_BASE 0xd1000 [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/usb/ |
| H A D | usb-drd.yaml | 19 0x0200 or above. 21 enum: [0x0100, 0x0120, 0x0130, 0x0200] 71 reg = <0x4a030000 0xcfff>; 72 interrupts = <0 92 4>; 77 otg-rev = <0x0200>;
|
| /freebsd/sys/contrib/device-tree/src/arm64/ti/ |
| H A D | k3-am642-evm-icssg1-dualemac.dtso | 24 #size-cells = <0>; 26 mdio@0 { 27 reg = <0x0>; 29 #size-cells = <0>; 43 AM64X_IOPAD(0x0108, PIN_INPUT, 2) /* (W11) PRG1_PRU1_GPO0.RGMII2_RD0 */ 44 AM64X_IOPAD(0x010c, PIN_INPUT, 2) /* (V11) PRG1_PRU1_GPO1.RGMII2_RD1 */ 45 AM64X_IOPAD(0x0110, PIN_INPUT, 2) /* (AA12) PRG1_PRU1_GPO2.RGMII2_RD2 */ 46 AM64X_IOPAD(0x0114, PIN_INPUT, 2) /* (Y12) PRG1_PRU1_GPO3.RGMII2_RD3 */ 47 AM64X_IOPAD(0x0120, PIN_INPUT, 2) /* (U11) PRG1_PRU1_GPO6.RGMII2_RXC */ 48 AM64X_IOPAD(0x0118, PIN_INPUT, 2) /* (W12) PRG1_PRU1_GPO4.RGMII2_RX_CTL */ [all …]
|
| H A D | k3-am642-evm-icssg1-dualemac-mii.dtso | 23 #size-cells = <0>; 25 mdio@0 { 26 reg = <0x0>; 28 #size-cells = <0>; 40 AM64X_IOPAD(0x00f8, PIN_INPUT, 1) /* (V9) PRG1_PRU0_GPO16.PR1_MII_MT0_CLK */ 41 AM64X_IOPAD(0x00f4, PIN_OUTPUT, 0) /* (Y9) PRG1_PRU0_GPO15.PR1_MII0_TXEN */ 42 AM64X_IOPAD(0x00f0, PIN_OUTPUT, 0) /* (AA9) PRG1_PRU0_GPO14.PR1_MII0_TXD3 */ 43 AM64X_IOPAD(0x00ec, PIN_OUTPUT, 0) /* (W9) PRG1_PRU0_GPO13.PR1_MII0_TXD2 */ 44 AM64X_IOPAD(0x00e8, PIN_OUTPUT, 0) /* (U9) PRG1_PRU0_GPO12.PR1_MII0_TXD1 */ 45 AM64X_IOPAD(0x00e4, PIN_OUTPUT, 0) /* (AA8) PRG1_PRU0_GPO11.PR1_MII0_TXD0 */ [all …]
|
| /freebsd/share/i18n/csmapper/CP/ |
| H A D | CP853%UCS.src | 5 SRC_ZONE 0x00-0xFF 7 DST_ILSEQ 0xFFFE 15 0x00 - 0x7F = 0x0000 - 16 0x80 = 0x00C7 17 0x81 = 0x00FC 18 0x82 = 0x00E9 19 0x83 = 0x00E2 20 0x84 = 0x00E4 21 0x85 = 0x00E0 22 0x86 = 0x0109 [all …]
|
| H A D | UCS%CP905.src | 5 SRC_ZONE 0x0000 - 0x02DB 7 DST_INVALID 0xDF 14 0x0000 = 0x00 15 0x0001 = 0x01 16 0x0002 = 0x02 17 0x0003 = 0x03 18 0x0004 = 0x04 19 0x0005 = 0x05 20 0x0006 = 0x06 21 0x0007 = 0x07 [all …]
|
| H A D | CP905%UCS.src | 5 SRC_ZONE 0x00 - 0xFF 7 DST_ILSEQ 0xFFFE 14 0x00 = 0x0000 15 0x01 = 0x0001 16 0x02 = 0x0002 17 0x03 = 0x0003 18 0x04 = 0x0004 19 0x05 = 0x0005 20 0x06 = 0x0006 21 0x07 = 0x0007 [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/clock/ti/ |
| H A D | ti,mux-clock.yaml | 25 0 foo_clock 50 const: 0 65 default: 0 107 #size-cells = <0>; 111 reg = <0x0110>; 112 #clock-cells = <0>; 120 reg = <0x0120>; 121 #clock-cells = <0>;
|
| /freebsd/contrib/libfido2/udev/ |
| H A D | fidodevs | 11 vendor STMICRO 0x0483 STMicroelectronics 12 vendor INFINEON 0x058b Infineon Technologies 13 vendor SYNAPTICS 0x06cb Synaptics Inc. 14 vendor FEITIAN 0x096e Feitian Technologies Co., Ltd. 15 vendor YUBICO 0x1050 Yubico AB 16 vendor SILICON 0x10c4 Silicon Laboratories, Inc. 17 vendor PIDCODES 0x1209 pid.codes 18 vendor GOOGLE 0x18d1 Google Inc. 19 vendor VASCO 0x1a44 VASCO Data Security NV 20 vendor OPENMOKO 0x1d5 [all...] |
| /freebsd/sys/contrib/dev/mediatek/mt76/ |
| H A D | sdio.h | 12 #define MCR_WCIR 0x0000 13 #define MCR_WHLPCR 0x0004 18 #define WHLPCR_INT_EN_SET BIT(0) 20 #define MCR_WSDIOCSR 0x0008 21 #define MCR_WHCR 0x000C 32 #define MCR_WHISR 0x0010 33 #define MCR_WHIER 0x0014 40 #define WHIER_TX_DONE_INT_EN BIT(0) 47 #define MCR_WASR 0x0020 48 #define MCR_WSICR 0x0024 [all …]
|
| /freebsd/share/i18n/csmapper/ISO-8859/ |
| H A D | ISO-8859-14%UCS.src | 5 SRC_ZONE 0x00-0xFF 7 DST_ILSEQ 0xFFFE 45 # Column #1 is the ISO/IEC 8859-14 code (in hex as 0xXX) 46 # Column #2 is the Unicode (in hex as 0xXXXX) 58 0x00-0x7F = 0x00- 59 0x80 = 0x0080 60 0x81 = 0x0081 61 0x82 = 0x0082 62 0x83 = 0x0083 63 0x84 = 0x0084 [all …]
|
| H A D | ISO-8859-3%UCS.src | 5 SRC_ZONE 0x00-0xFF 7 DST_ILSEQ 0xFFFE 44 # Column #1 is the ISO/IEC 8859-3 code (in hex as 0xXX) 45 # Column #2 is the Unicode (in hex as 0xXXXX) 61 0x00-0x7F = 0x00- 62 0x80 = 0x0080 63 0x81 = 0x0081 64 0x82 = 0x0082 65 0x83 = 0x0083 66 0x84 = 0x0084 [all …]
|
| /freebsd/sys/contrib/dev/rtw88/ |
| H A D | rtw8821au.c | 12 { USB_DEVICE_AND_INTERFACE_INFO(RTW_USB_VENDOR_ID_REALTEK, 0x0811, 0xff, 0xff, 0xff), 14 { USB_DEVICE_AND_INTERFACE_INFO(RTW_USB_VENDOR_ID_REALTEK, 0x0820, 0xff, 0xff, 0xff), 16 { USB_DEVICE_AND_INTERFACE_INFO(RTW_USB_VENDOR_ID_REALTEK, 0x0821, 0xff, 0xff, 0xff), 18 { USB_DEVICE_AND_INTERFACE_INFO(RTW_USB_VENDOR_ID_REALTEK, 0x8822, 0xff, 0xff, 0xff), 20 { USB_DEVICE_AND_INTERFACE_INFO(RTW_USB_VENDOR_ID_REALTEK, 0x0823, 0xff, 0xff, 0xff), 22 { USB_DEVICE_AND_INTERFACE_INFO(RTW_USB_VENDOR_ID_REALTEK, 0xa811, 0xff, 0xff, 0xff), 24 { USB_DEVICE_AND_INTERFACE_INFO(0x0411, 0x0242, 0xff, 0xff, 0xff), 26 { USB_DEVICE_AND_INTERFACE_INFO(0x0411, 0x029b, 0xff, 0xff, 0xff), 28 { USB_DEVICE_AND_INTERFACE_INFO(0x04bb, 0x0953, 0xff, 0xff, 0xff), 30 { USB_DEVICE_AND_INTERFACE_INFO(0x056e, 0x4007, 0xff, 0xff, 0xff), [all …]
|
| /freebsd/tools/test/iconv/ref/ |
| H A D | ISO8859-14 | 1 0x0000 = 0x0000 2 0x0001 = 0x0001 3 0x0002 = 0x0002 4 0x0003 = 0x0003 5 0x0004 = 0x0004 6 0x0005 = 0x0005 7 0x0006 = 0x0006 8 0x0007 = 0x0007 9 0x0008 = 0x0008 10 0x0009 = 0x0009 [all …]
|
| H A D | CP853 | 1 0x0000 = 0x0000 2 0x0001 = 0x0001 3 0x0002 = 0x0002 4 0x0003 = 0x0003 5 0x0004 = 0x0004 6 0x0005 = 0x0005 7 0x0006 = 0x0006 8 0x0007 = 0x0007 9 0x0008 = 0x0008 10 0x0009 = 0x0009 [all …]
|