| /linux/include/linux/soc/pxa/ |
| H A D | cpu.h | 59 #define __cpu_is_pxa210(id) \ argument
65 #define __cpu_is_pxa250(id) \ argument
71 #define __cpu_is_pxa255(id) \ argument
77 #define __cpu_is_pxa25x(id) \ argument
83 #define __cpu_is_pxa210(id) (0) argument
84 #define __cpu_is_pxa250(id) (0) argument
85 #define __cpu_is_pxa255(id) (0) argument
86 #define __cpu_is_pxa25x(id) (0) argument
90 #define __cpu_is_pxa27x(id) \ argument
96 #define __cpu_is_pxa27x(id) (0) argument
[all …]
|
| /linux/tools/power/x86/intel-speed-select/ |
| H A D | isst-core.c | 64 int isst_is_punit_valid(struct isst_id *id) in isst_is_punit_valid()
107 int isst_read_pm_config(struct isst_id *id, int *cp_state, int *cp_cap) in isst_read_pm_config()
113 int isst_get_ctdp_levels(struct isst_id *id, struct isst_pkg_ctdp *pkg_dev) in isst_get_ctdp_levels()
119 int isst_get_ctdp_control(struct isst_id *id, int config_index, in isst_get_ctdp_control()
126 int isst_get_tdp_info(struct isst_id *id, int config_index, in isst_get_tdp_info()
133 int isst_get_pwr_info(struct isst_id *id, int config_index, in isst_get_pwr_info()
140 int isst_get_coremask_info(struct isst_id *id, int config_index, in isst_get_coremask_info()
147 int isst_get_get_trl_from_msr(struct isst_id *id, int *trl) in isst_get_get_trl_from_msr()
168 int isst_get_get_trl(struct isst_id *id, int level, int avx_level, int *trl) in isst_get_get_trl()
174 int isst_get_get_trls(struct isst_id *id, int level, struct isst_pkg_ctdp_level_info *ctdp_level) in isst_get_get_trls()
[all …]
|
| H A D | isst-core-tpmi.c | 115 static int tpmi_is_punit_valid(struct isst_id *id) in tpmi_is_punit_valid()
134 static int tpmi_read_pm_config(struct isst_id *id, int *cp_state, int *cp_cap) in tpmi_read_pm_config()
152 int tpmi_get_config_levels(struct isst_id *id, struct isst_pkg_ctdp *pkg_dev) in tpmi_get_config_levels()
174 static int tpmi_get_ctdp_control(struct isst_id *id, int config_index, in tpmi_get_ctdp_control()
227 static int tpmi_get_tdp_info(struct isst_id *id, int config_index, in tpmi_get_tdp_info()
276 static int tpmi_get_pwr_info(struct isst_id *id, int config_index, in tpmi_get_pwr_info()
291 int tpmi_get_coremask_info(struct isst_id *id, int config_index, in tpmi_get_coremask_info()
317 static int tpmi_get_get_trls(struct isst_id *id, int config_index, in tpmi_get_get_trls()
344 static int tpmi_get_get_trl(struct isst_id *id, int config_index, int level, in tpmi_get_get_trl()
361 static int tpmi_get_trl_bucket_info(struct isst_id *id, int config_index, in tpmi_get_trl_bucket_info()
[all …]
|
| H A D | isst-core-mbox.c | 64 static int mbox_is_punit_valid(struct isst_id *id) in mbox_is_punit_valid()
219 static int mbox_read_pm_config(struct isst_id *id, int *cp_state, int *cp_cap) in mbox_read_pm_config()
237 static int mbox_get_config_levels(struct isst_id *id, struct isst_pkg_ctdp *pkg_dev) in mbox_get_config_levels()
264 static int mbox_get_ctdp_control(struct isst_id *id, int config_index, in mbox_get_ctdp_control()
299 static void _get_uncore_p0_p1_info(struct isst_id *id, int config_index, in _get_uncore_p0_p1_info()
345 static int _set_uncore_min_max(struct isst_id *id, int max, int freq) in _set_uncore_min_max()
373 static void mbox_adjust_uncore_freq(struct isst_id *id, int config_index, in mbox_adjust_uncore_freq()
384 static void _get_p1_info(struct isst_id *id, int config_index, in _get_p1_info()
408 static void _get_uncore_mem_freq(struct isst_id *id, int config_index, in _get_uncore_mem_freq()
441 static int mbox_get_tdp_info(struct isst_id *id, int config_index, in mbox_get_tdp_info()
[all …]
|
| /linux/drivers/clk/rockchip/ |
| H A D | rst-rv1126b.c | 13 #define TOPCRU_RESET_OFFSET(id, reg, bit) [id] = (0x0 * 4 + reg * 16 + bit) argument
15 #define BUSCRU_RESET_OFFSET(id, reg, bit) [id] = (0x10000 * 4 + reg * 16 + bit) argument
17 #define PERICRU_RESET_OFFSET(id, reg, bit) [id] = (0x20000 * 4 + reg * 16 + bit) argument
19 #define CORECRU_RESET_OFFSET(id, reg, bit) [id] = (0x30000 * 4 + reg * 16 + bit) argument
21 #define PMUCRU_RESET_OFFSET(id, reg, bit) [id] = (0x40000 * 4 + reg * 16 + bit) argument
23 #define PMU1CRU_RESET_OFFSET(id, reg, bit) [id] = (0x50000 * 4 + reg * 16 + bit) argument
25 #define DDRCRU_RESET_OFFSET(id, reg, bit) [id] = (0x60000 * 4 + reg * 16 + bit) argument
27 #define SUBDDRCRU_RESET_OFFSET(id, reg, bit) [id] = (0x68000 * 4 + reg * 16 + bit) argument
29 #define VICRU_RESET_OFFSET(id, reg, bit) [id] = (0x70000 * 4 + reg * 16 + bit) argument
31 #define VEPUCRU_RESET_OFFSET(id, reg, bit) [id] = (0x80000 * 4 + reg * 16 + bit) argument
[all …]
|
| /linux/sound/soc/tegra/ |
| H A D | tegra186_asrc.c | 23 #define ASRC_STREAM_SOURCE_SELECT(id) \ argument
26 #define ASRC_STREAM_REG(reg, id) ((reg) + ((id) * TEGRA186_ASRC_STREAM_STRIDE)) argument
28 #define ASRC_STREAM_REG_DEFAULTS(id) \ argument
70 tegra186_asrc_lock_stream(struct tegra186_asrc * asrc,unsigned int id) tegra186_asrc_lock_stream() argument
91 int id; tegra186_asrc_runtime_resume() local
167 int ret, id = dai->id; tegra186_asrc_in_hw_params() local
190 int ret, id = dai->id - 7; tegra186_asrc_out_hw_params() local
246 unsigned int id = asrc_private->reg / TEGRA186_ASRC_STREAM_STRIDE; tegra186_asrc_get_ratio_source() local
260 unsigned int id = asrc_private->reg / TEGRA186_ASRC_STREAM_STRIDE; tegra186_asrc_put_ratio_source() local
280 unsigned int id = asrc_private->reg / TEGRA186_ASRC_STREAM_STRIDE; tegra186_asrc_get_ratio_int() local
298 unsigned int id = asrc_private->reg / TEGRA186_ASRC_STREAM_STRIDE; tegra186_asrc_put_ratio_int() local
328 unsigned int id = asrc_private->regbase / TEGRA186_ASRC_STREAM_STRIDE; tegra186_asrc_get_ratio_frac() local
346 unsigned int id = asrc_private->regbase / TEGRA186_ASRC_STREAM_STRIDE; tegra186_asrc_put_ratio_frac() local
376 unsigned int id = asrc_private->reg / TEGRA186_ASRC_STREAM_STRIDE; tegra186_asrc_get_hwcomp_disable() local
390 unsigned int id = asrc_private->reg / TEGRA186_ASRC_STREAM_STRIDE; tegra186_asrc_put_hwcomp_disable() local
408 unsigned int id = asrc_private->reg / TEGRA186_ASRC_STREAM_STRIDE; tegra186_asrc_get_input_threshold() local
422 unsigned int id = asrc_private->reg / TEGRA186_ASRC_STREAM_STRIDE; tegra186_asrc_put_input_threshold() local
441 unsigned int id = asrc_private->reg / TEGRA186_ASRC_STREAM_STRIDE; tegra186_asrc_get_output_threshold() local
455 unsigned int id = asrc_private->reg / TEGRA186_ASRC_STREAM_STRIDE; tegra186_asrc_put_output_threshold() local
472 unsigned int id = tegra186_asrc_widget_event() local
490 IN_DAI(id) global() argument
516 OUT_DAI(id) global() argument
608 ASRC_STREAM_ROUTE(id,sname) global() argument
617 ASRC_ROUTE(id) global() argument
643 ASRC_SOURCE_DECL(name,id) global() argument
[all...] |
| /linux/drivers/media/platform/samsung/s3c-camif/ |
| H A D | camif-regs.h | 65 #define CIGCTRL_IRQ_CLR(id) BIT(19 - (id)) argument
71 #define S3C_CAMIF_REG_CIYSA(id, n) (0x18 + (id) * 0x54 + (n) * 4) argument
73 #define S3C_CAMIF_REG_CICBSA(id, n) (0x28 + (id) * 0x54 + (n) * 4) argument
75 #define S3C_CAMIF_REG_CICRSA(id, n) (0x38 + (id) * 0x54 + (n) * 4) argument
78 #define S3C_CAMIF_REG_CITRGFMT(id, _offs) (0x48 + (id) * (0x34 + (_offs))) argument
98 #define S3C_CAMIF_REG_CICTRL(id, _offs) (0x4c + (id) * (0x34 + (_offs))) argument
111 #define S3C_CAMIF_REG_CISCPRERATIO(id, _offs) (0x50 + (id) * (0x34 + (_offs))) argument
114 #define S3C_CAMIF_REG_CISCPREDST(id, _offs) (0x54 + (id) * (0x34 + (_offs))) argument
117 #define S3C_CAMIF_REG_CISCCTRL(id, _offs) (0x58 + (id) * (0x34 + (_offs))) argument
147 #define S3C_CAMIF_REG_CITAREA(id, _offs) (0x5c + (id) * (0x34 + (_offs))) argument
[all …]
|
| /linux/drivers/reset/ |
| H A D | reset-uniphier.c | 15 unsigned int id; member
157 #define UNIPHIER_MIO_RESET_SD(id, ch) \ argument
160 #define UNIPHIER_MIO_RESET_SD_BRIDGE(id, ch) \ argument
163 #define UNIPHIER_MIO_RESET_EMMC_HW_RESET(id, ch) \ argument
166 #define UNIPHIER_MIO_RESET_USB2(id, ch) \ argument
169 #define UNIPHIER_MIO_RESET_USB2_BRIDGE(id, ch) \ argument
172 #define UNIPHIER_MIO_RESET_DMAC(id) \ argument
201 #define UNIPHIER_PERI_RESET_UART(id, ch) \ argument
204 #define UNIPHIER_PERI_RESET_I2C(id, ch) \ argument
207 #define UNIPHIER_PERI_RESET_FI2C(id, ch) \ argument
[all …]
|
| /linux/drivers/gpu/host1x/hw/ |
| H A D | hw_host1x02_sync.h | 44 static inline u32 host1x_sync_syncpt_r(unsigned int id) in host1x_sync_syncpt_r()
48 #define HOST1X_SYNC_SYNCPT(id) \ argument
50 static inline u32 host1x_sync_syncpt_thresh_cpu0_int_status_r(unsigned int id) in host1x_sync_syncpt_thresh_cpu0_int_status_r()
54 #define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS(id) \ argument
56 static inline u32 host1x_sync_syncpt_thresh_int_disable_r(unsigned int id) in host1x_sync_syncpt_thresh_int_disable_r()
60 #define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE(id) \ argument
62 static inline u32 host1x_sync_syncpt_thresh_int_enable_cpu0_r(unsigned int id) in host1x_sync_syncpt_thresh_int_enable_cpu0_r()
66 #define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0(id) \ argument
116 static inline u32 host1x_sync_mlock_owner_r(unsigned int id) in host1x_sync_mlock_owner_r()
120 #define HOST1X_SYNC_MLOCK_OWNER(id) \ argument
[all …]
|
| H A D | hw_host1x01_sync.h | 44 static inline u32 host1x_sync_syncpt_r(unsigned int id) in host1x_sync_syncpt_r()
48 #define HOST1X_SYNC_SYNCPT(id) \ argument
50 static inline u32 host1x_sync_syncpt_thresh_cpu0_int_status_r(unsigned int id) in host1x_sync_syncpt_thresh_cpu0_int_status_r()
54 #define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS(id) \ argument
56 static inline u32 host1x_sync_syncpt_thresh_int_disable_r(unsigned int id) in host1x_sync_syncpt_thresh_int_disable_r()
60 #define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE(id) \ argument
62 static inline u32 host1x_sync_syncpt_thresh_int_enable_cpu0_r(unsigned int id) in host1x_sync_syncpt_thresh_int_enable_cpu0_r()
66 #define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0(id) \ argument
116 static inline u32 host1x_sync_mlock_owner_r(unsigned int id) in host1x_sync_mlock_owner_r()
120 #define HOST1X_SYNC_MLOCK_OWNER(id) \ argument
[all …]
|
| H A D | hw_host1x05_sync.h | 44 static inline u32 host1x_sync_syncpt_r(unsigned int id) in host1x_sync_syncpt_r()
48 #define HOST1X_SYNC_SYNCPT(id) \ argument
50 static inline u32 host1x_sync_syncpt_thresh_cpu0_int_status_r(unsigned int id) in host1x_sync_syncpt_thresh_cpu0_int_status_r()
54 #define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS(id) \ argument
56 static inline u32 host1x_sync_syncpt_thresh_int_disable_r(unsigned int id) in host1x_sync_syncpt_thresh_int_disable_r()
60 #define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE(id) \ argument
62 static inline u32 host1x_sync_syncpt_thresh_int_enable_cpu0_r(unsigned int id) in host1x_sync_syncpt_thresh_int_enable_cpu0_r()
66 #define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0(id) \ argument
116 static inline u32 host1x_sync_mlock_owner_r(unsigned int id) in host1x_sync_mlock_owner_r()
120 #define HOST1X_SYNC_MLOCK_OWNER(id) \ argument
[all …]
|
| H A D | hw_host1x04_sync.h | 44 static inline u32 host1x_sync_syncpt_r(unsigned int id) in host1x_sync_syncpt_r()
48 #define HOST1X_SYNC_SYNCPT(id) \ argument
50 static inline u32 host1x_sync_syncpt_thresh_cpu0_int_status_r(unsigned int id) in host1x_sync_syncpt_thresh_cpu0_int_status_r()
54 #define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS(id) \ argument
56 static inline u32 host1x_sync_syncpt_thresh_int_disable_r(unsigned int id) in host1x_sync_syncpt_thresh_int_disable_r()
60 #define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE(id) \ argument
62 static inline u32 host1x_sync_syncpt_thresh_int_enable_cpu0_r(unsigned int id) in host1x_sync_syncpt_thresh_int_enable_cpu0_r()
66 #define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0(id) \ argument
116 static inline u32 host1x_sync_mlock_owner_r(unsigned int id) in host1x_sync_mlock_owner_r()
120 #define HOST1X_SYNC_MLOCK_OWNER(id) \ argument
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn321/ |
| H A D | dcn321_resource.c | 121 #define SR_ARR(reg_name, id)\ argument
124 #define SR_ARR_INIT(reg_name, id, value)\ argument
127 #define SRI(reg_name, block, id)\ argument
131 #define SRI_ARR(reg_name, block, id)\ argument
135 #define SR_ARR_I2C(reg_name, id) \ argument
138 #define SRI_ARR_I2C(reg_name, block, id)\ argument
142 #define SRI_ARR_ALPHABET(reg_name, block, index, id)\ argument
146 #define SRI2(reg_name, block, id)\ argument
149 #define SRI2_ARR(reg_name, block, id)\ argument
153 #define SRIR(var_name, reg_name, block, id)\ argument
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn35/ |
| H A D | dcn35_resource.c | 136 #define SR_ARR(reg_name, id) \ argument
139 #define SR_ARR_INIT(reg_name, id, value) \ argument
142 #define SRI(reg_name, block, id)\ argument
146 #define SRI_ARR(reg_name, block, id)\ argument
150 #define SR_ARR_I2C(reg_name, id) \ argument
153 #define SRI_ARR_I2C(reg_name, block, id)\ argument
157 #define SRI_ARR_ALPHABET(reg_name, block, index, id)\ argument
161 #define SRI2(reg_name, block, id)\ argument
165 #define SRI2_ARR(reg_name, block, id)\ argument
169 #define SRIR(var_name, reg_name, block, id)\ argument
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn36/ |
| H A D | dcn36_resource.c | 121 #define SR_ARR(reg_name, id) \ argument
124 #define SR_ARR_INIT(reg_name, id, value) \ argument
127 #define SRI(reg_name, block, id)\ argument
131 #define SRI_ARR(reg_name, block, id)\ argument
135 #define SR_ARR_I2C(reg_name, id) \ argument
138 #define SRI_ARR_I2C(reg_name, block, id)\ argument
142 #define SRI_ARR_ALPHABET(reg_name, block, index, id)\ argument
146 #define SRI2(reg_name, block, id)\ argument
150 #define SRI2_ARR(reg_name, block, id)\ argument
154 #define SRIR(var_name, reg_name, block, id)\ argument
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn351/ |
| H A D | dcn351_resource.c | 116 #define SR_ARR(reg_name, id) \ argument
119 #define SR_ARR_INIT(reg_name, id, value) \ argument
122 #define SRI(reg_name, block, id)\ argument
126 #define SRI_ARR(reg_name, block, id)\ argument
130 #define SR_ARR_I2C(reg_name, id) \ argument
133 #define SRI_ARR_I2C(reg_name, block, id)\ argument
137 #define SRI_ARR_ALPHABET(reg_name, block, index, id)\ argument
141 #define SRI2(reg_name, block, id)\ argument
145 #define SRI2_ARR(reg_name, block, id)\ argument
149 #define SRIR(var_name, reg_name, block, id)\ argument
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/gpio/ |
| H A D | gpio_service.c | 131 enum gpio_id id = 0; in dal_gpio_service_create_irq() local
147 enum gpio_id id = 0; in dal_gpio_service_create_generic_mux() local
178 enum gpio_id id, in dal_gpio_get_generic_pin_info()
239 enum gpio_id id, in is_pin_busy()
250 enum gpio_id id, in set_pin_busy()
261 enum gpio_id id, in set_pin_free()
272 enum gpio_id id, in dal_gpio_service_lock()
286 enum gpio_id id, in dal_gpio_service_unlock()
302 enum gpio_id id = gpio->id; in dal_gpio_service_open() local
386 enum gpio_id id = dal_gpio_get_id(irq); in dal_irq_get_source() local
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn303/ |
| H A D | dcn303_resource.c | 182 #define SRI(reg_name, block, id)\ argument
185 #define SRI2(reg_name, block, id)\ argument
188 #define SRII(reg_name, block, id)\ argument
192 #define DCCG_SRII(reg_name, block, id)\ argument
196 #define VUPDATE_SRII(reg_name, block, id)\ argument
200 #define SRII_DWB(reg_name, temp_name, block, id)\ argument
204 #define SF_DWB2(reg_name, block, id, field_name, post_fix) \ argument
207 #define SRII_MPC_RMU(reg_name, block, id)\ argument
223 #define vmid_regs(id)\ argument
304 #define vpg_regs(id)\ argument
[all …]
|
| /linux/drivers/net/ethernet/intel/fm10k/ |
| H A D | fm10k_tlv.h | 62 unsigned int id; member
67 #define FM10K_TLV_ATTR_NULL_STRING(id, len) { id, FM10K_TLV_NULL_STRING, len } argument
68 #define FM10K_TLV_ATTR_MAC_ADDR(id) { id, FM10K_TLV_MAC_ADDR, 6 } argument
69 #define FM10K_TLV_ATTR_BOOL(id) { id, FM10K_TLV_BOOL, 0 } argument
70 #define FM10K_TLV_ATTR_U8(id) { id, FM10K_TLV_UNSIGNED, 1 } argument
71 #define FM10K_TLV_ATTR_U16(id) { id, FM10K_TLV_UNSIGNED, 2 } argument
72 #define FM10K_TLV_ATTR_U32(id) { id, FM10K_TLV_UNSIGNED, 4 } argument
73 #define FM10K_TLV_ATTR_U64(id) { id, FM10K_TLV_UNSIGNED, 8 } argument
74 #define FM10K_TLV_ATTR_S8(id) { id, FM10K_TLV_SIGNED, 1 } argument
75 #define FM10K_TLV_ATTR_S16(id) { id, FM10K_TLV_SIGNED, 2 } argument
[all …]
|
| /linux/drivers/i2c/busses/ |
| H A D | i2c-cadence.c | 243 static void cdns_i2c_init(struct cdns_i2c *id) in cdns_i2c_init()
302 static void cdns_i2c_clear_bus_hold(struct cdns_i2c *id) in cdns_i2c_clear_bus_hold()
309 static inline bool cdns_is_holdquirk(struct cdns_i2c *id, bool hold_wrkaround) in cdns_is_holdquirk()
316 static void cdns_i2c_set_mode(enum cdns_i2c_mode mode, struct cdns_i2c *id) in cdns_i2c_set_mode()
359 static void cdns_i2c_slave_rcv_data(struct cdns_i2c *id) in cdns_i2c_slave_rcv_data()
380 static void cdns_i2c_slave_send_data(struct cdns_i2c *id) in cdns_i2c_slave_send_data()
407 struct cdns_i2c *id = ptr; in cdns_i2c_slave_isr() local
468 struct cdns_i2c *id = ptr; in cdns_i2c_master_isr() local
621 struct cdns_i2c *id = ptr; in cdns_i2c_isr() local
629 static bool cdns_i2c_error_check(struct cdns_i2c *id) in cdns_i2c_error_check()
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn314/ |
| H A D | dcn314_resource.c | 150 #define SRI(reg_name, block, id)\ argument
154 #define SRI2(reg_name, block, id)\ argument
158 #define SRIR(var_name, reg_name, block, id)\ argument
162 #define SRII(reg_name, block, id)\ argument
166 #define SRII_MPC_RMU(reg_name, block, id)\ argument
170 #define SRII_DWB(reg_name, temp_name, block, id)\ argument
174 #define SF_DWB2(reg_name, block, id, field_name, post_fix) \ argument
177 #define DCCG_SRII(reg_name, block, id)\ argument
181 #define VUPDATE_SRII(reg_name, block, id)\ argument
245 #define abm_regs(id)\ argument
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn301/ |
| H A D | dcn301_resource.c | 121 #define SRI(reg_name, block, id)\ argument
125 #define SRI2(reg_name, block, id)\ argument
129 #define SRIR(var_name, reg_name, block, id)\ argument
133 #define SRII(reg_name, block, id)\ argument
137 #define SRII2(reg_name_pre, reg_name_post, id)\ argument
142 #define SRII_MPC_RMU(reg_name, block, id)\ argument
146 #define SRII_DWB(reg_name, temp_name, block, id)\ argument
150 #define SF_DWB2(reg_name, block, id, field_name, post_fix) \ argument
153 #define DCCG_SRII(reg_name, block, id)\ argument
157 #define VUPDATE_SRII(reg_name, block, id)\ argument
[all …]
|
| /linux/drivers/clk/mediatek/ |
| H A D | reset.c | 21 unsigned long id, bool deassert) in mtk_reset_update()
32 unsigned long id) in mtk_reset_assert()
38 unsigned long id) in mtk_reset_deassert()
43 static int mtk_reset(struct reset_controller_dev *rcdev, unsigned long id) in mtk_reset()
55 unsigned long id, bool deassert) in mtk_reset_update_set_clr()
67 unsigned long id) in mtk_reset_assert_set_clr()
73 unsigned long id) in mtk_reset_deassert_set_clr()
79 unsigned long id) in mtk_reset_set_clr()
|
| /linux/security/integrity/ |
| H A D | digsig.c | 42 static struct key *integrity_keyring_from_id(const unsigned int id) in integrity_keyring_from_id() argument
61 integrity_digsig_verify(const unsigned int id,const char * sig,int siglen,const char * digest,int digestlen) integrity_digsig_verify() argument
87 integrity_modsig_verify(const unsigned int id,const struct modsig * modsig) integrity_modsig_verify() argument
98 __integrity_init_keyring(const unsigned int id,key_perm_t perm,struct key_restriction * restriction) __integrity_init_keyring() argument
125 integrity_init_keyring(const unsigned int id) integrity_init_keyring() argument
168 integrity_add_key(const unsigned int id,const void * data,off_t size,key_perm_t perm) integrity_add_key() argument
194 integrity_load_x509(const unsigned int id,const char * path) integrity_load_x509() argument
218 integrity_load_cert(const unsigned int id,const char * source,const void * data,size_t len,key_perm_t perm) integrity_load_cert() argument
[all...] |
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn316/ |
| H A D | dcn316_resource.c | 153 #define SRI(reg_name, block, id)\ argument
157 #define SRI2(reg_name, block, id)\ argument
161 #define SRIR(var_name, reg_name, block, id)\ argument
165 #define SRII(reg_name, block, id)\ argument
169 #define SRII_MPC_RMU(reg_name, block, id)\ argument
173 #define SRII_DWB(reg_name, temp_name, block, id)\ argument
177 #define SF_DWB2(reg_name, block, id, field_name, post_fix) \ argument
180 #define DCCG_SRII(reg_name, block, id)\ argument
184 #define VUPDATE_SRII(reg_name, block, id)\ argument
225 #define abm_regs(id)\ argument
[all …]
|