1 /******************************************************************* 2 * 3 * Copyright (c) 2000 ATecoM GmbH 4 * 5 * The author may be reached at ecd@atecom.com. 6 * 7 * This program is free software; you can redistribute it and/or modify it 8 * under the terms of the GNU General Public License as published by the 9 * Free Software Foundation; either version 2 of the License, or (at your 10 * option) any later version. 11 * 12 * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED 13 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF 14 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN 15 * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, 16 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 17 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF 18 * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 19 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 20 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF 21 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 22 * 23 * You should have received a copy of the GNU General Public License along 24 * with this program; if not, write to the Free Software Foundation, Inc., 25 * 675 Mass Ave, Cambridge, MA 02139, USA. 26 * 27 *******************************************************************/ 28 29 #include <linux/module.h> 30 #include <linux/pci.h> 31 #include <linux/poison.h> 32 #include <linux/skbuff.h> 33 #include <linux/kernel.h> 34 #include <linux/vmalloc.h> 35 #include <linux/netdevice.h> 36 #include <linux/atmdev.h> 37 #include <linux/atm.h> 38 #include <linux/delay.h> 39 #include <linux/init.h> 40 #include <linux/interrupt.h> 41 #include <linux/bitops.h> 42 #include <linux/wait.h> 43 #include <linux/jiffies.h> 44 #include <linux/mutex.h> 45 #include <linux/slab.h> 46 47 #include <asm/io.h> 48 #include <linux/uaccess.h> 49 #include <linux/atomic.h> 50 #include <asm/byteorder.h> 51 52 #ifdef CONFIG_ATM_IDT77252_USE_SUNI 53 #include "suni.h" 54 #endif /* CONFIG_ATM_IDT77252_USE_SUNI */ 55 56 57 #include "idt77252.h" 58 #include "idt77252_tables.h" 59 60 static unsigned int vpibits = 1; 61 62 63 #define ATM_IDT77252_SEND_IDLE 1 64 65 66 /* 67 * Debug HACKs. 68 */ 69 #define DEBUG_MODULE 1 70 #undef HAVE_EEPROM /* does not work, yet. */ 71 72 #ifdef CONFIG_ATM_IDT77252_DEBUG 73 static unsigned long debug = DBG_GENERAL; 74 #endif 75 76 77 #define SAR_RX_DELAY (SAR_CFG_RXINT_NODELAY) 78 79 80 /* 81 * SCQ Handling. 82 */ 83 static struct scq_info *alloc_scq(struct idt77252_dev *, int); 84 static void free_scq(struct idt77252_dev *, struct scq_info *); 85 static int queue_skb(struct idt77252_dev *, struct vc_map *, 86 struct sk_buff *, int oam); 87 static void drain_scq(struct idt77252_dev *, struct vc_map *); 88 static unsigned long get_free_scd(struct idt77252_dev *, struct vc_map *); 89 static void fill_scd(struct idt77252_dev *, struct scq_info *, int); 90 91 /* 92 * FBQ Handling. 93 */ 94 static int push_rx_skb(struct idt77252_dev *, 95 struct sk_buff *, int queue); 96 static void recycle_rx_skb(struct idt77252_dev *, struct sk_buff *); 97 static void flush_rx_pool(struct idt77252_dev *, struct rx_pool *); 98 static void recycle_rx_pool_skb(struct idt77252_dev *, 99 struct rx_pool *); 100 static void add_rx_skb(struct idt77252_dev *, int queue, 101 unsigned int size, unsigned int count); 102 103 /* 104 * RSQ Handling. 105 */ 106 static int init_rsq(struct idt77252_dev *); 107 static void deinit_rsq(struct idt77252_dev *); 108 static void idt77252_rx(struct idt77252_dev *); 109 110 /* 111 * TSQ handling. 112 */ 113 static int init_tsq(struct idt77252_dev *); 114 static void deinit_tsq(struct idt77252_dev *); 115 static void idt77252_tx(struct idt77252_dev *); 116 117 118 /* 119 * ATM Interface. 120 */ 121 static void idt77252_dev_close(struct atm_dev *dev); 122 static int idt77252_open(struct atm_vcc *vcc); 123 static void idt77252_close(struct atm_vcc *vcc); 124 static int idt77252_send(struct atm_vcc *vcc, struct sk_buff *skb); 125 static int idt77252_send_oam(struct atm_vcc *vcc, void *cell, 126 int flags); 127 static void idt77252_phy_put(struct atm_dev *dev, unsigned char value, 128 unsigned long addr); 129 static unsigned char idt77252_phy_get(struct atm_dev *dev, unsigned long addr); 130 static int idt77252_change_qos(struct atm_vcc *vcc, struct atm_qos *qos, 131 int flags); 132 static int idt77252_proc_read(struct atm_dev *dev, loff_t * pos, 133 char *page); 134 static void idt77252_softint(struct work_struct *work); 135 136 137 static const struct atmdev_ops idt77252_ops = 138 { 139 .dev_close = idt77252_dev_close, 140 .open = idt77252_open, 141 .close = idt77252_close, 142 .send = idt77252_send, 143 .send_oam = idt77252_send_oam, 144 .phy_put = idt77252_phy_put, 145 .phy_get = idt77252_phy_get, 146 .change_qos = idt77252_change_qos, 147 .proc_read = idt77252_proc_read, 148 .owner = THIS_MODULE 149 }; 150 151 static struct idt77252_dev *idt77252_chain = NULL; 152 static unsigned int idt77252_sram_write_errors = 0; 153 154 /*****************************************************************************/ 155 /* */ 156 /* I/O and Utility Bus */ 157 /* */ 158 /*****************************************************************************/ 159 160 static void 161 waitfor_idle(struct idt77252_dev *card) 162 { 163 u32 stat; 164 165 stat = readl(SAR_REG_STAT); 166 while (stat & SAR_STAT_CMDBZ) 167 stat = readl(SAR_REG_STAT); 168 } 169 170 static u32 171 read_sram(struct idt77252_dev *card, unsigned long addr) 172 { 173 unsigned long flags; 174 u32 value; 175 176 spin_lock_irqsave(&card->cmd_lock, flags); 177 writel(SAR_CMD_READ_SRAM | (addr << 2), SAR_REG_CMD); 178 waitfor_idle(card); 179 value = readl(SAR_REG_DR0); 180 spin_unlock_irqrestore(&card->cmd_lock, flags); 181 return value; 182 } 183 184 static void 185 write_sram(struct idt77252_dev *card, unsigned long addr, u32 value) 186 { 187 unsigned long flags; 188 189 if ((idt77252_sram_write_errors == 0) && 190 (((addr > card->tst[0] + card->tst_size - 2) && 191 (addr < card->tst[0] + card->tst_size)) || 192 ((addr > card->tst[1] + card->tst_size - 2) && 193 (addr < card->tst[1] + card->tst_size)))) { 194 printk("%s: ERROR: TST JMP section at %08lx written: %08x\n", 195 card->name, addr, value); 196 } 197 198 spin_lock_irqsave(&card->cmd_lock, flags); 199 writel(value, SAR_REG_DR0); 200 writel(SAR_CMD_WRITE_SRAM | (addr << 2), SAR_REG_CMD); 201 waitfor_idle(card); 202 spin_unlock_irqrestore(&card->cmd_lock, flags); 203 } 204 205 static u8 206 read_utility(void *dev, unsigned long ubus_addr) 207 { 208 struct idt77252_dev *card = dev; 209 unsigned long flags; 210 u8 value; 211 212 if (!card) { 213 printk("Error: No such device.\n"); 214 return -1; 215 } 216 217 spin_lock_irqsave(&card->cmd_lock, flags); 218 writel(SAR_CMD_READ_UTILITY + ubus_addr, SAR_REG_CMD); 219 waitfor_idle(card); 220 value = readl(SAR_REG_DR0); 221 spin_unlock_irqrestore(&card->cmd_lock, flags); 222 return value; 223 } 224 225 static void 226 write_utility(void *dev, unsigned long ubus_addr, u8 value) 227 { 228 struct idt77252_dev *card = dev; 229 unsigned long flags; 230 231 if (!card) { 232 printk("Error: No such device.\n"); 233 return; 234 } 235 236 spin_lock_irqsave(&card->cmd_lock, flags); 237 writel((u32) value, SAR_REG_DR0); 238 writel(SAR_CMD_WRITE_UTILITY + ubus_addr, SAR_REG_CMD); 239 waitfor_idle(card); 240 spin_unlock_irqrestore(&card->cmd_lock, flags); 241 } 242 243 #ifdef HAVE_EEPROM 244 static u32 rdsrtab[] = 245 { 246 SAR_GP_EECS | SAR_GP_EESCLK, 247 0, 248 SAR_GP_EESCLK, /* 0 */ 249 0, 250 SAR_GP_EESCLK, /* 0 */ 251 0, 252 SAR_GP_EESCLK, /* 0 */ 253 0, 254 SAR_GP_EESCLK, /* 0 */ 255 0, 256 SAR_GP_EESCLK, /* 0 */ 257 SAR_GP_EEDO, 258 SAR_GP_EESCLK | SAR_GP_EEDO, /* 1 */ 259 0, 260 SAR_GP_EESCLK, /* 0 */ 261 SAR_GP_EEDO, 262 SAR_GP_EESCLK | SAR_GP_EEDO /* 1 */ 263 }; 264 265 static u32 wrentab[] = 266 { 267 SAR_GP_EECS | SAR_GP_EESCLK, 268 0, 269 SAR_GP_EESCLK, /* 0 */ 270 0, 271 SAR_GP_EESCLK, /* 0 */ 272 0, 273 SAR_GP_EESCLK, /* 0 */ 274 0, 275 SAR_GP_EESCLK, /* 0 */ 276 SAR_GP_EEDO, 277 SAR_GP_EESCLK | SAR_GP_EEDO, /* 1 */ 278 SAR_GP_EEDO, 279 SAR_GP_EESCLK | SAR_GP_EEDO, /* 1 */ 280 0, 281 SAR_GP_EESCLK, /* 0 */ 282 0, 283 SAR_GP_EESCLK /* 0 */ 284 }; 285 286 static u32 rdtab[] = 287 { 288 SAR_GP_EECS | SAR_GP_EESCLK, 289 0, 290 SAR_GP_EESCLK, /* 0 */ 291 0, 292 SAR_GP_EESCLK, /* 0 */ 293 0, 294 SAR_GP_EESCLK, /* 0 */ 295 0, 296 SAR_GP_EESCLK, /* 0 */ 297 0, 298 SAR_GP_EESCLK, /* 0 */ 299 0, 300 SAR_GP_EESCLK, /* 0 */ 301 SAR_GP_EEDO, 302 SAR_GP_EESCLK | SAR_GP_EEDO, /* 1 */ 303 SAR_GP_EEDO, 304 SAR_GP_EESCLK | SAR_GP_EEDO /* 1 */ 305 }; 306 307 static u32 wrtab[] = 308 { 309 SAR_GP_EECS | SAR_GP_EESCLK, 310 0, 311 SAR_GP_EESCLK, /* 0 */ 312 0, 313 SAR_GP_EESCLK, /* 0 */ 314 0, 315 SAR_GP_EESCLK, /* 0 */ 316 0, 317 SAR_GP_EESCLK, /* 0 */ 318 0, 319 SAR_GP_EESCLK, /* 0 */ 320 0, 321 SAR_GP_EESCLK, /* 0 */ 322 SAR_GP_EEDO, 323 SAR_GP_EESCLK | SAR_GP_EEDO, /* 1 */ 324 0, 325 SAR_GP_EESCLK /* 0 */ 326 }; 327 328 static u32 clktab[] = 329 { 330 0, 331 SAR_GP_EESCLK, 332 0, 333 SAR_GP_EESCLK, 334 0, 335 SAR_GP_EESCLK, 336 0, 337 SAR_GP_EESCLK, 338 0, 339 SAR_GP_EESCLK, 340 0, 341 SAR_GP_EESCLK, 342 0, 343 SAR_GP_EESCLK, 344 0, 345 SAR_GP_EESCLK, 346 0 347 }; 348 349 static u32 350 idt77252_read_gp(struct idt77252_dev *card) 351 { 352 u32 gp; 353 354 gp = readl(SAR_REG_GP); 355 #if 0 356 printk("RD: %s\n", gp & SAR_GP_EEDI ? "1" : "0"); 357 #endif 358 return gp; 359 } 360 361 static void 362 idt77252_write_gp(struct idt77252_dev *card, u32 value) 363 { 364 unsigned long flags; 365 366 #if 0 367 printk("WR: %s %s %s\n", value & SAR_GP_EECS ? " " : "/CS", 368 value & SAR_GP_EESCLK ? "HIGH" : "LOW ", 369 value & SAR_GP_EEDO ? "1" : "0"); 370 #endif 371 372 spin_lock_irqsave(&card->cmd_lock, flags); 373 waitfor_idle(card); 374 writel(value, SAR_REG_GP); 375 spin_unlock_irqrestore(&card->cmd_lock, flags); 376 } 377 378 static u8 379 idt77252_eeprom_read_status(struct idt77252_dev *card) 380 { 381 u8 byte; 382 u32 gp; 383 int i, j; 384 385 gp = idt77252_read_gp(card) & ~(SAR_GP_EESCLK|SAR_GP_EECS|SAR_GP_EEDO); 386 387 for (i = 0; i < ARRAY_SIZE(rdsrtab); i++) { 388 idt77252_write_gp(card, gp | rdsrtab[i]); 389 udelay(5); 390 } 391 idt77252_write_gp(card, gp | SAR_GP_EECS); 392 udelay(5); 393 394 byte = 0; 395 for (i = 0, j = 0; i < 8; i++) { 396 byte <<= 1; 397 398 idt77252_write_gp(card, gp | clktab[j++]); 399 udelay(5); 400 401 byte |= idt77252_read_gp(card) & SAR_GP_EEDI ? 1 : 0; 402 403 idt77252_write_gp(card, gp | clktab[j++]); 404 udelay(5); 405 } 406 idt77252_write_gp(card, gp | SAR_GP_EECS); 407 udelay(5); 408 409 return byte; 410 } 411 412 static u8 413 idt77252_eeprom_read_byte(struct idt77252_dev *card, u8 offset) 414 { 415 u8 byte; 416 u32 gp; 417 int i, j; 418 419 gp = idt77252_read_gp(card) & ~(SAR_GP_EESCLK|SAR_GP_EECS|SAR_GP_EEDO); 420 421 for (i = 0; i < ARRAY_SIZE(rdtab); i++) { 422 idt77252_write_gp(card, gp | rdtab[i]); 423 udelay(5); 424 } 425 idt77252_write_gp(card, gp | SAR_GP_EECS); 426 udelay(5); 427 428 for (i = 0, j = 0; i < 8; i++) { 429 idt77252_write_gp(card, gp | clktab[j++] | 430 (offset & 1 ? SAR_GP_EEDO : 0)); 431 udelay(5); 432 433 idt77252_write_gp(card, gp | clktab[j++] | 434 (offset & 1 ? SAR_GP_EEDO : 0)); 435 udelay(5); 436 437 offset >>= 1; 438 } 439 idt77252_write_gp(card, gp | SAR_GP_EECS); 440 udelay(5); 441 442 byte = 0; 443 for (i = 0, j = 0; i < 8; i++) { 444 byte <<= 1; 445 446 idt77252_write_gp(card, gp | clktab[j++]); 447 udelay(5); 448 449 byte |= idt77252_read_gp(card) & SAR_GP_EEDI ? 1 : 0; 450 451 idt77252_write_gp(card, gp | clktab[j++]); 452 udelay(5); 453 } 454 idt77252_write_gp(card, gp | SAR_GP_EECS); 455 udelay(5); 456 457 return byte; 458 } 459 460 static void 461 idt77252_eeprom_write_byte(struct idt77252_dev *card, u8 offset, u8 data) 462 { 463 u32 gp; 464 int i, j; 465 466 gp = idt77252_read_gp(card) & ~(SAR_GP_EESCLK|SAR_GP_EECS|SAR_GP_EEDO); 467 468 for (i = 0; i < ARRAY_SIZE(wrentab); i++) { 469 idt77252_write_gp(card, gp | wrentab[i]); 470 udelay(5); 471 } 472 idt77252_write_gp(card, gp | SAR_GP_EECS); 473 udelay(5); 474 475 for (i = 0; i < ARRAY_SIZE(wrtab); i++) { 476 idt77252_write_gp(card, gp | wrtab[i]); 477 udelay(5); 478 } 479 idt77252_write_gp(card, gp | SAR_GP_EECS); 480 udelay(5); 481 482 for (i = 0, j = 0; i < 8; i++) { 483 idt77252_write_gp(card, gp | clktab[j++] | 484 (offset & 1 ? SAR_GP_EEDO : 0)); 485 udelay(5); 486 487 idt77252_write_gp(card, gp | clktab[j++] | 488 (offset & 1 ? SAR_GP_EEDO : 0)); 489 udelay(5); 490 491 offset >>= 1; 492 } 493 idt77252_write_gp(card, gp | SAR_GP_EECS); 494 udelay(5); 495 496 for (i = 0, j = 0; i < 8; i++) { 497 idt77252_write_gp(card, gp | clktab[j++] | 498 (data & 1 ? SAR_GP_EEDO : 0)); 499 udelay(5); 500 501 idt77252_write_gp(card, gp | clktab[j++] | 502 (data & 1 ? SAR_GP_EEDO : 0)); 503 udelay(5); 504 505 data >>= 1; 506 } 507 idt77252_write_gp(card, gp | SAR_GP_EECS); 508 udelay(5); 509 } 510 511 static void 512 idt77252_eeprom_init(struct idt77252_dev *card) 513 { 514 u32 gp; 515 516 gp = idt77252_read_gp(card) & ~(SAR_GP_EESCLK|SAR_GP_EECS|SAR_GP_EEDO); 517 518 idt77252_write_gp(card, gp | SAR_GP_EECS | SAR_GP_EESCLK); 519 udelay(5); 520 idt77252_write_gp(card, gp | SAR_GP_EECS); 521 udelay(5); 522 idt77252_write_gp(card, gp | SAR_GP_EECS | SAR_GP_EESCLK); 523 udelay(5); 524 idt77252_write_gp(card, gp | SAR_GP_EECS); 525 udelay(5); 526 } 527 #endif /* HAVE_EEPROM */ 528 529 530 #ifdef CONFIG_ATM_IDT77252_DEBUG 531 static void 532 dump_tct(struct idt77252_dev *card, int index) 533 { 534 unsigned long tct; 535 int i; 536 537 tct = (unsigned long) (card->tct_base + index * SAR_SRAM_TCT_SIZE); 538 539 printk("%s: TCT %x:", card->name, index); 540 for (i = 0; i < 8; i++) { 541 printk(" %08x", read_sram(card, tct + i)); 542 } 543 printk("\n"); 544 } 545 546 static void 547 idt77252_tx_dump(struct idt77252_dev *card) 548 { 549 struct atm_vcc *vcc; 550 struct vc_map *vc; 551 int i; 552 553 printk("%s\n", __func__); 554 for (i = 0; i < card->tct_size; i++) { 555 vc = card->vcs[i]; 556 if (!vc) 557 continue; 558 559 vcc = NULL; 560 if (vc->rx_vcc) 561 vcc = vc->rx_vcc; 562 else if (vc->tx_vcc) 563 vcc = vc->tx_vcc; 564 565 if (!vcc) 566 continue; 567 568 printk("%s: Connection %d:\n", card->name, vc->index); 569 dump_tct(card, vc->index); 570 } 571 } 572 #endif 573 574 575 /*****************************************************************************/ 576 /* */ 577 /* SCQ Handling */ 578 /* */ 579 /*****************************************************************************/ 580 581 static int 582 sb_pool_add(struct idt77252_dev *card, struct sk_buff *skb, int queue) 583 { 584 struct sb_pool *pool = &card->sbpool[queue]; 585 int index; 586 587 index = pool->index; 588 while (pool->skb[index]) { 589 index = (index + 1) & FBQ_MASK; 590 if (index == pool->index) 591 return -ENOBUFS; 592 } 593 594 pool->skb[index] = skb; 595 IDT77252_PRV_POOL(skb) = POOL_HANDLE(queue, index); 596 597 pool->index = (index + 1) & FBQ_MASK; 598 return 0; 599 } 600 601 static void 602 sb_pool_remove(struct idt77252_dev *card, struct sk_buff *skb) 603 { 604 unsigned int queue, index; 605 u32 handle; 606 607 handle = IDT77252_PRV_POOL(skb); 608 609 queue = POOL_QUEUE(handle); 610 if (queue > 3) 611 return; 612 613 index = POOL_INDEX(handle); 614 if (index > FBQ_SIZE - 1) 615 return; 616 617 card->sbpool[queue].skb[index] = NULL; 618 } 619 620 static struct sk_buff * 621 sb_pool_skb(struct idt77252_dev *card, u32 handle) 622 { 623 unsigned int queue, index; 624 625 queue = POOL_QUEUE(handle); 626 if (queue > 3) 627 return NULL; 628 629 index = POOL_INDEX(handle); 630 if (index > FBQ_SIZE - 1) 631 return NULL; 632 633 return card->sbpool[queue].skb[index]; 634 } 635 636 static struct scq_info * 637 alloc_scq(struct idt77252_dev *card, int class) 638 { 639 struct scq_info *scq; 640 641 scq = kzalloc(sizeof(struct scq_info), GFP_KERNEL); 642 if (!scq) 643 return NULL; 644 scq->base = dma_alloc_coherent(&card->pcidev->dev, SCQ_SIZE, 645 &scq->paddr, GFP_KERNEL); 646 if (scq->base == NULL) { 647 kfree(scq); 648 return NULL; 649 } 650 651 scq->next = scq->base; 652 scq->last = scq->base + (SCQ_ENTRIES - 1); 653 atomic_set(&scq->used, 0); 654 655 spin_lock_init(&scq->lock); 656 spin_lock_init(&scq->skblock); 657 658 skb_queue_head_init(&scq->transmit); 659 skb_queue_head_init(&scq->pending); 660 661 TXPRINTK("idt77252: SCQ: base 0x%p, next 0x%p, last 0x%p, paddr %08llx\n", 662 scq->base, scq->next, scq->last, (unsigned long long)scq->paddr); 663 664 return scq; 665 } 666 667 static void 668 free_scq(struct idt77252_dev *card, struct scq_info *scq) 669 { 670 struct sk_buff *skb; 671 struct atm_vcc *vcc; 672 673 dma_free_coherent(&card->pcidev->dev, SCQ_SIZE, 674 scq->base, scq->paddr); 675 676 while ((skb = skb_dequeue(&scq->transmit))) { 677 dma_unmap_single(&card->pcidev->dev, IDT77252_PRV_PADDR(skb), 678 skb->len, DMA_TO_DEVICE); 679 680 vcc = ATM_SKB(skb)->vcc; 681 if (vcc->pop) 682 vcc->pop(vcc, skb); 683 else 684 dev_kfree_skb(skb); 685 } 686 687 while ((skb = skb_dequeue(&scq->pending))) { 688 dma_unmap_single(&card->pcidev->dev, IDT77252_PRV_PADDR(skb), 689 skb->len, DMA_TO_DEVICE); 690 691 vcc = ATM_SKB(skb)->vcc; 692 if (vcc->pop) 693 vcc->pop(vcc, skb); 694 else 695 dev_kfree_skb(skb); 696 } 697 698 kfree(scq); 699 } 700 701 702 static int 703 push_on_scq(struct idt77252_dev *card, struct vc_map *vc, struct sk_buff *skb) 704 { 705 struct scq_info *scq = vc->scq; 706 unsigned long flags; 707 struct scqe *tbd; 708 int entries; 709 710 TXPRINTK("%s: SCQ: next 0x%p\n", card->name, scq->next); 711 712 atomic_inc(&scq->used); 713 entries = atomic_read(&scq->used); 714 if (entries > (SCQ_ENTRIES - 1)) { 715 atomic_dec(&scq->used); 716 goto out; 717 } 718 719 skb_queue_tail(&scq->transmit, skb); 720 721 spin_lock_irqsave(&vc->lock, flags); 722 if (vc->estimator) { 723 struct atm_vcc *vcc = vc->tx_vcc; 724 struct sock *sk = sk_atm(vcc); 725 726 vc->estimator->cells += (skb->len + 47) / 48; 727 if (refcount_read(&sk->sk_wmem_alloc) > 728 (sk->sk_sndbuf >> 1)) { 729 u32 cps = vc->estimator->maxcps; 730 731 vc->estimator->cps = cps; 732 vc->estimator->avcps = cps << 5; 733 if (vc->lacr < vc->init_er) { 734 vc->lacr = vc->init_er; 735 writel(TCMDQ_LACR | (vc->lacr << 16) | 736 vc->index, SAR_REG_TCMDQ); 737 } 738 } 739 } 740 spin_unlock_irqrestore(&vc->lock, flags); 741 742 tbd = &IDT77252_PRV_TBD(skb); 743 744 spin_lock_irqsave(&scq->lock, flags); 745 scq->next->word_1 = cpu_to_le32(tbd->word_1 | 746 SAR_TBD_TSIF | SAR_TBD_GTSI); 747 scq->next->word_2 = cpu_to_le32(tbd->word_2); 748 scq->next->word_3 = cpu_to_le32(tbd->word_3); 749 scq->next->word_4 = cpu_to_le32(tbd->word_4); 750 751 if (scq->next == scq->last) 752 scq->next = scq->base; 753 else 754 scq->next++; 755 756 write_sram(card, scq->scd, 757 scq->paddr + 758 (u32)((unsigned long)scq->next - (unsigned long)scq->base)); 759 spin_unlock_irqrestore(&scq->lock, flags); 760 761 scq->trans_start = jiffies; 762 763 if (test_and_clear_bit(VCF_IDLE, &vc->flags)) { 764 writel(TCMDQ_START_LACR | (vc->lacr << 16) | vc->index, 765 SAR_REG_TCMDQ); 766 } 767 768 TXPRINTK("%d entries in SCQ used (push).\n", atomic_read(&scq->used)); 769 770 XPRINTK("%s: SCQ (after push %2d) head = 0x%x, next = 0x%p.\n", 771 card->name, atomic_read(&scq->used), 772 read_sram(card, scq->scd + 1), scq->next); 773 774 return 0; 775 776 out: 777 if (time_after(jiffies, scq->trans_start + HZ)) { 778 printk("%s: Error pushing TBD for %d.%d\n", 779 card->name, vc->tx_vcc->vpi, vc->tx_vcc->vci); 780 #ifdef CONFIG_ATM_IDT77252_DEBUG 781 idt77252_tx_dump(card); 782 #endif 783 scq->trans_start = jiffies; 784 } 785 786 return -ENOBUFS; 787 } 788 789 790 static void 791 drain_scq(struct idt77252_dev *card, struct vc_map *vc) 792 { 793 struct scq_info *scq = vc->scq; 794 struct sk_buff *skb; 795 struct atm_vcc *vcc; 796 797 TXPRINTK("%s: SCQ (before drain %2d) next = 0x%p.\n", 798 card->name, atomic_read(&scq->used), scq->next); 799 800 skb = skb_dequeue(&scq->transmit); 801 if (skb) { 802 TXPRINTK("%s: freeing skb at %p.\n", card->name, skb); 803 804 dma_unmap_single(&card->pcidev->dev, IDT77252_PRV_PADDR(skb), 805 skb->len, DMA_TO_DEVICE); 806 807 vcc = ATM_SKB(skb)->vcc; 808 809 if (vcc->pop) 810 vcc->pop(vcc, skb); 811 else 812 dev_kfree_skb(skb); 813 814 atomic_inc(&vcc->stats->tx); 815 } 816 817 atomic_dec(&scq->used); 818 819 spin_lock(&scq->skblock); 820 while ((skb = skb_dequeue(&scq->pending))) { 821 if (push_on_scq(card, vc, skb)) { 822 skb_queue_head(&vc->scq->pending, skb); 823 break; 824 } 825 } 826 spin_unlock(&scq->skblock); 827 } 828 829 static int 830 queue_skb(struct idt77252_dev *card, struct vc_map *vc, 831 struct sk_buff *skb, int oam) 832 { 833 struct atm_vcc *vcc; 834 struct scqe *tbd; 835 unsigned long flags; 836 int error; 837 int aal; 838 u32 word4; 839 840 if (skb->len == 0) { 841 printk("%s: invalid skb->len (%d)\n", card->name, skb->len); 842 return -EINVAL; 843 } 844 845 TXPRINTK("%s: Sending %d bytes of data.\n", 846 card->name, skb->len); 847 848 tbd = &IDT77252_PRV_TBD(skb); 849 vcc = ATM_SKB(skb)->vcc; 850 word4 = (skb->data[0] << 24) | (skb->data[1] << 16) | 851 (skb->data[2] << 8) | (skb->data[3] << 0); 852 853 IDT77252_PRV_PADDR(skb) = dma_map_single(&card->pcidev->dev, skb->data, 854 skb->len, DMA_TO_DEVICE); 855 if (dma_mapping_error(&card->pcidev->dev, IDT77252_PRV_PADDR(skb))) 856 return -ENOMEM; 857 858 error = -EINVAL; 859 860 if (oam) { 861 if (skb->len != 52) 862 goto errout; 863 864 tbd->word_1 = SAR_TBD_OAM | ATM_CELL_PAYLOAD | SAR_TBD_EPDU; 865 tbd->word_2 = IDT77252_PRV_PADDR(skb) + 4; 866 tbd->word_3 = 0x00000000; 867 tbd->word_4 = word4; 868 869 if (test_bit(VCF_RSV, &vc->flags)) 870 vc = card->vcs[0]; 871 872 goto done; 873 } 874 875 if (test_bit(VCF_RSV, &vc->flags)) { 876 printk("%s: Trying to transmit on reserved VC\n", card->name); 877 goto errout; 878 } 879 880 aal = vcc->qos.aal; 881 882 switch (aal) { 883 case ATM_AAL0: 884 case ATM_AAL34: 885 if (skb->len > 52) 886 goto errout; 887 888 if (aal == ATM_AAL0) 889 tbd->word_1 = SAR_TBD_EPDU | SAR_TBD_AAL0 | 890 ATM_CELL_PAYLOAD; 891 else 892 tbd->word_1 = SAR_TBD_EPDU | SAR_TBD_AAL34 | 893 ATM_CELL_PAYLOAD; 894 895 tbd->word_2 = IDT77252_PRV_PADDR(skb) + 4; 896 tbd->word_3 = 0x00000000; 897 tbd->word_4 = word4; 898 break; 899 900 case ATM_AAL5: 901 tbd->word_1 = SAR_TBD_EPDU | SAR_TBD_AAL5 | skb->len; 902 tbd->word_2 = IDT77252_PRV_PADDR(skb); 903 tbd->word_3 = skb->len; 904 tbd->word_4 = (vcc->vpi << SAR_TBD_VPI_SHIFT) | 905 (vcc->vci << SAR_TBD_VCI_SHIFT); 906 break; 907 908 case ATM_AAL1: 909 case ATM_AAL2: 910 default: 911 printk("%s: Traffic type not supported.\n", card->name); 912 error = -EPROTONOSUPPORT; 913 goto errout; 914 } 915 916 done: 917 spin_lock_irqsave(&vc->scq->skblock, flags); 918 skb_queue_tail(&vc->scq->pending, skb); 919 920 while ((skb = skb_dequeue(&vc->scq->pending))) { 921 if (push_on_scq(card, vc, skb)) { 922 skb_queue_head(&vc->scq->pending, skb); 923 break; 924 } 925 } 926 spin_unlock_irqrestore(&vc->scq->skblock, flags); 927 928 return 0; 929 930 errout: 931 dma_unmap_single(&card->pcidev->dev, IDT77252_PRV_PADDR(skb), 932 skb->len, DMA_TO_DEVICE); 933 return error; 934 } 935 936 static unsigned long 937 get_free_scd(struct idt77252_dev *card, struct vc_map *vc) 938 { 939 int i; 940 941 for (i = 0; i < card->scd_size; i++) { 942 if (!card->scd2vc[i]) { 943 card->scd2vc[i] = vc; 944 vc->scd_index = i; 945 return card->scd_base + i * SAR_SRAM_SCD_SIZE; 946 } 947 } 948 return 0; 949 } 950 951 static void 952 fill_scd(struct idt77252_dev *card, struct scq_info *scq, int class) 953 { 954 write_sram(card, scq->scd, scq->paddr); 955 write_sram(card, scq->scd + 1, 0x00000000); 956 write_sram(card, scq->scd + 2, 0xffffffff); 957 write_sram(card, scq->scd + 3, 0x00000000); 958 } 959 960 static void 961 clear_scd(struct idt77252_dev *card, struct scq_info *scq, int class) 962 { 963 return; 964 } 965 966 /*****************************************************************************/ 967 /* */ 968 /* RSQ Handling */ 969 /* */ 970 /*****************************************************************************/ 971 972 static int 973 init_rsq(struct idt77252_dev *card) 974 { 975 struct rsq_entry *rsqe; 976 977 card->rsq.base = dma_alloc_coherent(&card->pcidev->dev, RSQSIZE, 978 &card->rsq.paddr, GFP_KERNEL); 979 if (card->rsq.base == NULL) { 980 printk("%s: can't allocate RSQ.\n", card->name); 981 return -1; 982 } 983 984 card->rsq.last = card->rsq.base + RSQ_NUM_ENTRIES - 1; 985 card->rsq.next = card->rsq.last; 986 for (rsqe = card->rsq.base; rsqe <= card->rsq.last; rsqe++) 987 rsqe->word_4 = 0; 988 989 writel((unsigned long) card->rsq.last - (unsigned long) card->rsq.base, 990 SAR_REG_RSQH); 991 writel(card->rsq.paddr, SAR_REG_RSQB); 992 993 IPRINTK("%s: RSQ base at 0x%lx (0x%x).\n", card->name, 994 (unsigned long) card->rsq.base, 995 readl(SAR_REG_RSQB)); 996 IPRINTK("%s: RSQ head = 0x%x, base = 0x%x, tail = 0x%x.\n", 997 card->name, 998 readl(SAR_REG_RSQH), 999 readl(SAR_REG_RSQB), 1000 readl(SAR_REG_RSQT)); 1001 1002 return 0; 1003 } 1004 1005 static void 1006 deinit_rsq(struct idt77252_dev *card) 1007 { 1008 dma_free_coherent(&card->pcidev->dev, RSQSIZE, 1009 card->rsq.base, card->rsq.paddr); 1010 } 1011 1012 static void 1013 dequeue_rx(struct idt77252_dev *card, struct rsq_entry *rsqe) 1014 { 1015 struct atm_vcc *vcc; 1016 struct sk_buff *skb; 1017 struct rx_pool *rpp; 1018 struct vc_map *vc; 1019 u32 header, vpi, vci; 1020 u32 stat; 1021 int i; 1022 1023 stat = le32_to_cpu(rsqe->word_4); 1024 1025 if (stat & SAR_RSQE_IDLE) { 1026 RXPRINTK("%s: message about inactive connection.\n", 1027 card->name); 1028 return; 1029 } 1030 1031 skb = sb_pool_skb(card, le32_to_cpu(rsqe->word_2)); 1032 if (skb == NULL) { 1033 printk("%s: NULL skb in %s, rsqe: %08x %08x %08x %08x\n", 1034 card->name, __func__, 1035 le32_to_cpu(rsqe->word_1), le32_to_cpu(rsqe->word_2), 1036 le32_to_cpu(rsqe->word_3), le32_to_cpu(rsqe->word_4)); 1037 return; 1038 } 1039 1040 header = le32_to_cpu(rsqe->word_1); 1041 vpi = (header >> 16) & 0x00ff; 1042 vci = (header >> 0) & 0xffff; 1043 1044 RXPRINTK("%s: SDU for %d.%d received in buffer 0x%p (data 0x%p).\n", 1045 card->name, vpi, vci, skb, skb->data); 1046 1047 if ((vpi >= (1 << card->vpibits)) || (vci != (vci & card->vcimask))) { 1048 printk("%s: SDU received for out-of-range vc %u.%u\n", 1049 card->name, vpi, vci); 1050 recycle_rx_skb(card, skb); 1051 return; 1052 } 1053 1054 vc = card->vcs[VPCI2VC(card, vpi, vci)]; 1055 if (!vc || !test_bit(VCF_RX, &vc->flags)) { 1056 printk("%s: SDU received on non RX vc %u.%u\n", 1057 card->name, vpi, vci); 1058 recycle_rx_skb(card, skb); 1059 return; 1060 } 1061 1062 vcc = vc->rx_vcc; 1063 1064 dma_sync_single_for_cpu(&card->pcidev->dev, IDT77252_PRV_PADDR(skb), 1065 skb_end_pointer(skb) - skb->data, 1066 DMA_FROM_DEVICE); 1067 1068 if ((vcc->qos.aal == ATM_AAL0) || 1069 (vcc->qos.aal == ATM_AAL34)) { 1070 struct sk_buff *sb; 1071 unsigned char *cell; 1072 u32 aal0; 1073 1074 cell = skb->data; 1075 for (i = (stat & SAR_RSQE_CELLCNT); i; i--) { 1076 if ((sb = dev_alloc_skb(64)) == NULL) { 1077 printk("%s: Can't allocate buffers for aal0.\n", 1078 card->name); 1079 atomic_add(i, &vcc->stats->rx_drop); 1080 break; 1081 } 1082 if (!atm_charge(vcc, sb->truesize)) { 1083 RXPRINTK("%s: atm_charge() dropped aal0 packets.\n", 1084 card->name); 1085 atomic_add(i - 1, &vcc->stats->rx_drop); 1086 dev_kfree_skb(sb); 1087 break; 1088 } 1089 aal0 = (vpi << ATM_HDR_VPI_SHIFT) | 1090 (vci << ATM_HDR_VCI_SHIFT); 1091 aal0 |= (stat & SAR_RSQE_EPDU) ? 0x00000002 : 0; 1092 aal0 |= (stat & SAR_RSQE_CLP) ? 0x00000001 : 0; 1093 1094 *((u32 *) sb->data) = aal0; 1095 skb_put(sb, sizeof(u32)); 1096 skb_put_data(sb, cell, ATM_CELL_PAYLOAD); 1097 1098 ATM_SKB(sb)->vcc = vcc; 1099 __net_timestamp(sb); 1100 vcc->push(vcc, sb); 1101 atomic_inc(&vcc->stats->rx); 1102 1103 cell += ATM_CELL_PAYLOAD; 1104 } 1105 1106 recycle_rx_skb(card, skb); 1107 return; 1108 } 1109 if (vcc->qos.aal != ATM_AAL5) { 1110 printk("%s: Unexpected AAL type in dequeue_rx(): %d.\n", 1111 card->name, vcc->qos.aal); 1112 recycle_rx_skb(card, skb); 1113 return; 1114 } 1115 skb->len = (stat & SAR_RSQE_CELLCNT) * ATM_CELL_PAYLOAD; 1116 1117 rpp = &vc->rcv.rx_pool; 1118 1119 __skb_queue_tail(&rpp->queue, skb); 1120 rpp->len += skb->len; 1121 1122 if (stat & SAR_RSQE_EPDU) { 1123 unsigned int len, truesize; 1124 unsigned char *l1l2; 1125 1126 l1l2 = (unsigned char *) ((unsigned long) skb->data + skb->len - 6); 1127 1128 len = (l1l2[0] << 8) | l1l2[1]; 1129 len = len ? len : 0x10000; 1130 1131 RXPRINTK("%s: PDU has %d bytes.\n", card->name, len); 1132 1133 if ((len + 8 > rpp->len) || (len + (47 + 8) < rpp->len)) { 1134 RXPRINTK("%s: AAL5 PDU size mismatch: %d != %d. " 1135 "(CDC: %08x)\n", 1136 card->name, len, rpp->len, readl(SAR_REG_CDC)); 1137 recycle_rx_pool_skb(card, rpp); 1138 atomic_inc(&vcc->stats->rx_err); 1139 return; 1140 } 1141 if (stat & SAR_RSQE_CRC) { 1142 RXPRINTK("%s: AAL5 CRC error.\n", card->name); 1143 recycle_rx_pool_skb(card, rpp); 1144 atomic_inc(&vcc->stats->rx_err); 1145 return; 1146 } 1147 if (skb_queue_len(&rpp->queue) > 1) { 1148 struct sk_buff *sb; 1149 1150 skb = dev_alloc_skb(rpp->len); 1151 if (!skb) { 1152 RXPRINTK("%s: Can't alloc RX skb.\n", 1153 card->name); 1154 recycle_rx_pool_skb(card, rpp); 1155 atomic_inc(&vcc->stats->rx_err); 1156 return; 1157 } 1158 if (!atm_charge(vcc, skb->truesize)) { 1159 recycle_rx_pool_skb(card, rpp); 1160 dev_kfree_skb(skb); 1161 return; 1162 } 1163 skb_queue_walk(&rpp->queue, sb) 1164 skb_put_data(skb, sb->data, sb->len); 1165 1166 recycle_rx_pool_skb(card, rpp); 1167 1168 skb_trim(skb, len); 1169 ATM_SKB(skb)->vcc = vcc; 1170 __net_timestamp(skb); 1171 1172 vcc->push(vcc, skb); 1173 atomic_inc(&vcc->stats->rx); 1174 1175 return; 1176 } 1177 1178 flush_rx_pool(card, rpp); 1179 1180 if (!atm_charge(vcc, skb->truesize)) { 1181 recycle_rx_skb(card, skb); 1182 return; 1183 } 1184 1185 dma_unmap_single(&card->pcidev->dev, IDT77252_PRV_PADDR(skb), 1186 skb_end_pointer(skb) - skb->data, 1187 DMA_FROM_DEVICE); 1188 sb_pool_remove(card, skb); 1189 1190 skb_trim(skb, len); 1191 ATM_SKB(skb)->vcc = vcc; 1192 __net_timestamp(skb); 1193 1194 truesize = skb->truesize; 1195 vcc->push(vcc, skb); 1196 atomic_inc(&vcc->stats->rx); 1197 1198 if (truesize > SAR_FB_SIZE_3) 1199 add_rx_skb(card, 3, SAR_FB_SIZE_3, 1); 1200 else if (truesize > SAR_FB_SIZE_2) 1201 add_rx_skb(card, 2, SAR_FB_SIZE_2, 1); 1202 else if (truesize > SAR_FB_SIZE_1) 1203 add_rx_skb(card, 1, SAR_FB_SIZE_1, 1); 1204 else 1205 add_rx_skb(card, 0, SAR_FB_SIZE_0, 1); 1206 return; 1207 } 1208 } 1209 1210 static void 1211 idt77252_rx(struct idt77252_dev *card) 1212 { 1213 struct rsq_entry *rsqe; 1214 1215 if (card->rsq.next == card->rsq.last) 1216 rsqe = card->rsq.base; 1217 else 1218 rsqe = card->rsq.next + 1; 1219 1220 if (!(le32_to_cpu(rsqe->word_4) & SAR_RSQE_VALID)) { 1221 RXPRINTK("%s: no entry in RSQ.\n", card->name); 1222 return; 1223 } 1224 1225 do { 1226 dequeue_rx(card, rsqe); 1227 rsqe->word_4 = 0; 1228 card->rsq.next = rsqe; 1229 if (card->rsq.next == card->rsq.last) 1230 rsqe = card->rsq.base; 1231 else 1232 rsqe = card->rsq.next + 1; 1233 } while (le32_to_cpu(rsqe->word_4) & SAR_RSQE_VALID); 1234 1235 writel((unsigned long) card->rsq.next - (unsigned long) card->rsq.base, 1236 SAR_REG_RSQH); 1237 } 1238 1239 static void 1240 idt77252_rx_raw(struct idt77252_dev *card) 1241 { 1242 struct sk_buff *queue; 1243 u32 head, tail; 1244 struct atm_vcc *vcc; 1245 struct vc_map *vc; 1246 struct sk_buff *sb; 1247 1248 if (card->raw_cell_head == NULL) { 1249 u32 handle = le32_to_cpu(*(card->raw_cell_hnd + 1)); 1250 card->raw_cell_head = sb_pool_skb(card, handle); 1251 } 1252 1253 queue = card->raw_cell_head; 1254 if (!queue) 1255 return; 1256 1257 head = IDT77252_PRV_PADDR(queue) + (queue->data - queue->head - 16); 1258 tail = readl(SAR_REG_RAWCT); 1259 1260 dma_sync_single_for_cpu(&card->pcidev->dev, IDT77252_PRV_PADDR(queue), 1261 skb_end_offset(queue) - 16, 1262 DMA_FROM_DEVICE); 1263 1264 while (head != tail) { 1265 unsigned int vpi, vci; 1266 u32 header; 1267 1268 header = le32_to_cpu(*(u32 *) &queue->data[0]); 1269 1270 vpi = (header & ATM_HDR_VPI_MASK) >> ATM_HDR_VPI_SHIFT; 1271 vci = (header & ATM_HDR_VCI_MASK) >> ATM_HDR_VCI_SHIFT; 1272 1273 #ifdef CONFIG_ATM_IDT77252_DEBUG 1274 if (debug & DBG_RAW_CELL) { 1275 int i; 1276 1277 printk("%s: raw cell %x.%02x.%04x.%x.%x\n", 1278 card->name, (header >> 28) & 0x000f, 1279 (header >> 20) & 0x00ff, 1280 (header >> 4) & 0xffff, 1281 (header >> 1) & 0x0007, 1282 (header >> 0) & 0x0001); 1283 for (i = 16; i < 64; i++) 1284 printk(" %02x", queue->data[i]); 1285 printk("\n"); 1286 } 1287 #endif 1288 1289 if (vpi >= (1<<card->vpibits) || vci >= (1<<card->vcibits)) { 1290 RPRINTK("%s: SDU received for out-of-range vc %u.%u\n", 1291 card->name, vpi, vci); 1292 goto drop; 1293 } 1294 1295 vc = card->vcs[VPCI2VC(card, vpi, vci)]; 1296 if (!vc || !test_bit(VCF_RX, &vc->flags)) { 1297 RPRINTK("%s: SDU received on non RX vc %u.%u\n", 1298 card->name, vpi, vci); 1299 goto drop; 1300 } 1301 1302 vcc = vc->rx_vcc; 1303 1304 if (vcc->qos.aal != ATM_AAL0) { 1305 RPRINTK("%s: raw cell for non AAL0 vc %u.%u\n", 1306 card->name, vpi, vci); 1307 atomic_inc(&vcc->stats->rx_drop); 1308 goto drop; 1309 } 1310 1311 if ((sb = dev_alloc_skb(64)) == NULL) { 1312 printk("%s: Can't allocate buffers for AAL0.\n", 1313 card->name); 1314 atomic_inc(&vcc->stats->rx_err); 1315 goto drop; 1316 } 1317 1318 if (!atm_charge(vcc, sb->truesize)) { 1319 RXPRINTK("%s: atm_charge() dropped AAL0 packets.\n", 1320 card->name); 1321 dev_kfree_skb(sb); 1322 goto drop; 1323 } 1324 1325 *((u32 *) sb->data) = header; 1326 skb_put(sb, sizeof(u32)); 1327 skb_put_data(sb, &(queue->data[16]), ATM_CELL_PAYLOAD); 1328 1329 ATM_SKB(sb)->vcc = vcc; 1330 __net_timestamp(sb); 1331 vcc->push(vcc, sb); 1332 atomic_inc(&vcc->stats->rx); 1333 1334 drop: 1335 skb_pull(queue, 64); 1336 1337 head = IDT77252_PRV_PADDR(queue) 1338 + (queue->data - queue->head - 16); 1339 1340 if (queue->len < 128) { 1341 struct sk_buff *next; 1342 u32 handle; 1343 1344 head = le32_to_cpu(*(u32 *) &queue->data[0]); 1345 handle = le32_to_cpu(*(u32 *) &queue->data[4]); 1346 1347 next = sb_pool_skb(card, handle); 1348 recycle_rx_skb(card, queue); 1349 1350 if (next) { 1351 card->raw_cell_head = next; 1352 queue = card->raw_cell_head; 1353 dma_sync_single_for_cpu(&card->pcidev->dev, 1354 IDT77252_PRV_PADDR(queue), 1355 (skb_end_pointer(queue) - 1356 queue->data), 1357 DMA_FROM_DEVICE); 1358 } else { 1359 card->raw_cell_head = NULL; 1360 printk("%s: raw cell queue overrun\n", 1361 card->name); 1362 break; 1363 } 1364 } 1365 } 1366 } 1367 1368 1369 /*****************************************************************************/ 1370 /* */ 1371 /* TSQ Handling */ 1372 /* */ 1373 /*****************************************************************************/ 1374 1375 static int 1376 init_tsq(struct idt77252_dev *card) 1377 { 1378 struct tsq_entry *tsqe; 1379 1380 card->tsq.base = dma_alloc_coherent(&card->pcidev->dev, RSQSIZE, 1381 &card->tsq.paddr, GFP_KERNEL); 1382 if (card->tsq.base == NULL) { 1383 printk("%s: can't allocate TSQ.\n", card->name); 1384 return -1; 1385 } 1386 1387 card->tsq.last = card->tsq.base + TSQ_NUM_ENTRIES - 1; 1388 card->tsq.next = card->tsq.last; 1389 for (tsqe = card->tsq.base; tsqe <= card->tsq.last; tsqe++) 1390 tsqe->word_2 = cpu_to_le32(SAR_TSQE_INVALID); 1391 1392 writel(card->tsq.paddr, SAR_REG_TSQB); 1393 writel((unsigned long) card->tsq.next - (unsigned long) card->tsq.base, 1394 SAR_REG_TSQH); 1395 1396 return 0; 1397 } 1398 1399 static void 1400 deinit_tsq(struct idt77252_dev *card) 1401 { 1402 dma_free_coherent(&card->pcidev->dev, TSQSIZE, 1403 card->tsq.base, card->tsq.paddr); 1404 } 1405 1406 static void 1407 idt77252_tx(struct idt77252_dev *card) 1408 { 1409 struct tsq_entry *tsqe; 1410 unsigned int vpi, vci; 1411 struct vc_map *vc; 1412 u32 conn, stat; 1413 1414 if (card->tsq.next == card->tsq.last) 1415 tsqe = card->tsq.base; 1416 else 1417 tsqe = card->tsq.next + 1; 1418 1419 TXPRINTK("idt77252_tx: tsq %p: base %p, next %p, last %p\n", tsqe, 1420 card->tsq.base, card->tsq.next, card->tsq.last); 1421 TXPRINTK("idt77252_tx: tsqb %08x, tsqt %08x, tsqh %08x, \n", 1422 readl(SAR_REG_TSQB), 1423 readl(SAR_REG_TSQT), 1424 readl(SAR_REG_TSQH)); 1425 1426 stat = le32_to_cpu(tsqe->word_2); 1427 1428 if (stat & SAR_TSQE_INVALID) 1429 return; 1430 1431 do { 1432 TXPRINTK("tsqe: 0x%p [0x%08x 0x%08x]\n", tsqe, 1433 le32_to_cpu(tsqe->word_1), 1434 le32_to_cpu(tsqe->word_2)); 1435 1436 switch (stat & SAR_TSQE_TYPE) { 1437 case SAR_TSQE_TYPE_TIMER: 1438 TXPRINTK("%s: Timer RollOver detected.\n", card->name); 1439 break; 1440 1441 case SAR_TSQE_TYPE_IDLE: 1442 1443 conn = le32_to_cpu(tsqe->word_1); 1444 1445 if (SAR_TSQE_TAG(stat) == 0x10) { 1446 #ifdef NOTDEF 1447 printk("%s: Connection %d halted.\n", 1448 card->name, 1449 le32_to_cpu(tsqe->word_1) & 0x1fff); 1450 #endif 1451 break; 1452 } 1453 1454 vc = card->vcs[conn & 0x1fff]; 1455 if (!vc) { 1456 printk("%s: could not find VC from conn %d\n", 1457 card->name, conn & 0x1fff); 1458 break; 1459 } 1460 1461 printk("%s: Connection %d IDLE.\n", 1462 card->name, vc->index); 1463 1464 set_bit(VCF_IDLE, &vc->flags); 1465 break; 1466 1467 case SAR_TSQE_TYPE_TSR: 1468 1469 conn = le32_to_cpu(tsqe->word_1); 1470 1471 vc = card->vcs[conn & 0x1fff]; 1472 if (!vc) { 1473 printk("%s: no VC at index %d\n", 1474 card->name, 1475 le32_to_cpu(tsqe->word_1) & 0x1fff); 1476 break; 1477 } 1478 1479 drain_scq(card, vc); 1480 break; 1481 1482 case SAR_TSQE_TYPE_TBD_COMP: 1483 1484 conn = le32_to_cpu(tsqe->word_1); 1485 1486 vpi = (conn >> SAR_TBD_VPI_SHIFT) & 0x00ff; 1487 vci = (conn >> SAR_TBD_VCI_SHIFT) & 0xffff; 1488 1489 if (vpi >= (1 << card->vpibits) || 1490 vci >= (1 << card->vcibits)) { 1491 printk("%s: TBD complete: " 1492 "out of range VPI.VCI %u.%u\n", 1493 card->name, vpi, vci); 1494 break; 1495 } 1496 1497 vc = card->vcs[VPCI2VC(card, vpi, vci)]; 1498 if (!vc) { 1499 printk("%s: TBD complete: " 1500 "no VC at VPI.VCI %u.%u\n", 1501 card->name, vpi, vci); 1502 break; 1503 } 1504 1505 drain_scq(card, vc); 1506 break; 1507 } 1508 1509 tsqe->word_2 = cpu_to_le32(SAR_TSQE_INVALID); 1510 1511 card->tsq.next = tsqe; 1512 if (card->tsq.next == card->tsq.last) 1513 tsqe = card->tsq.base; 1514 else 1515 tsqe = card->tsq.next + 1; 1516 1517 TXPRINTK("tsqe: %p: base %p, next %p, last %p\n", tsqe, 1518 card->tsq.base, card->tsq.next, card->tsq.last); 1519 1520 stat = le32_to_cpu(tsqe->word_2); 1521 1522 } while (!(stat & SAR_TSQE_INVALID)); 1523 1524 writel((unsigned long)card->tsq.next - (unsigned long)card->tsq.base, 1525 SAR_REG_TSQH); 1526 1527 XPRINTK("idt77252_tx-after writel%d: TSQ head = 0x%x, tail = 0x%x, next = 0x%p.\n", 1528 card->index, readl(SAR_REG_TSQH), 1529 readl(SAR_REG_TSQT), card->tsq.next); 1530 } 1531 1532 1533 static void 1534 tst_timer(struct timer_list *t) 1535 { 1536 struct idt77252_dev *card = timer_container_of(card, t, tst_timer); 1537 unsigned long base, idle, jump; 1538 unsigned long flags; 1539 u32 pc; 1540 int e; 1541 1542 spin_lock_irqsave(&card->tst_lock, flags); 1543 1544 base = card->tst[card->tst_index]; 1545 idle = card->tst[card->tst_index ^ 1]; 1546 1547 if (test_bit(TST_SWITCH_WAIT, &card->tst_state)) { 1548 jump = base + card->tst_size - 2; 1549 1550 pc = readl(SAR_REG_NOW) >> 2; 1551 if ((pc ^ idle) & ~(card->tst_size - 1)) { 1552 mod_timer(&card->tst_timer, jiffies + 1); 1553 goto out; 1554 } 1555 1556 clear_bit(TST_SWITCH_WAIT, &card->tst_state); 1557 1558 card->tst_index ^= 1; 1559 write_sram(card, jump, TSTE_OPC_JMP | (base << 2)); 1560 1561 base = card->tst[card->tst_index]; 1562 idle = card->tst[card->tst_index ^ 1]; 1563 1564 for (e = 0; e < card->tst_size - 2; e++) { 1565 if (card->soft_tst[e].tste & TSTE_PUSH_IDLE) { 1566 write_sram(card, idle + e, 1567 card->soft_tst[e].tste & TSTE_MASK); 1568 card->soft_tst[e].tste &= ~(TSTE_PUSH_IDLE); 1569 } 1570 } 1571 } 1572 1573 if (test_and_clear_bit(TST_SWITCH_PENDING, &card->tst_state)) { 1574 1575 for (e = 0; e < card->tst_size - 2; e++) { 1576 if (card->soft_tst[e].tste & TSTE_PUSH_ACTIVE) { 1577 write_sram(card, idle + e, 1578 card->soft_tst[e].tste & TSTE_MASK); 1579 card->soft_tst[e].tste &= ~(TSTE_PUSH_ACTIVE); 1580 card->soft_tst[e].tste |= TSTE_PUSH_IDLE; 1581 } 1582 } 1583 1584 jump = base + card->tst_size - 2; 1585 1586 write_sram(card, jump, TSTE_OPC_NULL); 1587 set_bit(TST_SWITCH_WAIT, &card->tst_state); 1588 1589 mod_timer(&card->tst_timer, jiffies + 1); 1590 } 1591 1592 out: 1593 spin_unlock_irqrestore(&card->tst_lock, flags); 1594 } 1595 1596 static int 1597 __fill_tst(struct idt77252_dev *card, struct vc_map *vc, 1598 int n, unsigned int opc) 1599 { 1600 unsigned long cl, avail; 1601 unsigned long idle; 1602 int e, r; 1603 u32 data; 1604 1605 avail = card->tst_size - 2; 1606 for (e = 0; e < avail; e++) { 1607 if (card->soft_tst[e].vc == NULL) 1608 break; 1609 } 1610 if (e >= avail) { 1611 printk("%s: No free TST entries found\n", card->name); 1612 return -1; 1613 } 1614 1615 NPRINTK("%s: conn %d: first TST entry at %d.\n", 1616 card->name, vc ? vc->index : -1, e); 1617 1618 r = n; 1619 cl = avail; 1620 data = opc & TSTE_OPC_MASK; 1621 if (vc && (opc != TSTE_OPC_NULL)) 1622 data = opc | vc->index; 1623 1624 idle = card->tst[card->tst_index ^ 1]; 1625 1626 /* 1627 * Fill Soft TST. 1628 */ 1629 while (r > 0) { 1630 if ((cl >= avail) && (card->soft_tst[e].vc == NULL)) { 1631 if (vc) 1632 card->soft_tst[e].vc = vc; 1633 else 1634 card->soft_tst[e].vc = (void *)-1; 1635 1636 card->soft_tst[e].tste = data; 1637 if (timer_pending(&card->tst_timer)) 1638 card->soft_tst[e].tste |= TSTE_PUSH_ACTIVE; 1639 else { 1640 write_sram(card, idle + e, data); 1641 card->soft_tst[e].tste |= TSTE_PUSH_IDLE; 1642 } 1643 1644 cl -= card->tst_size; 1645 r--; 1646 } 1647 1648 if (++e == avail) 1649 e = 0; 1650 cl += n; 1651 } 1652 1653 return 0; 1654 } 1655 1656 static int 1657 fill_tst(struct idt77252_dev *card, struct vc_map *vc, int n, unsigned int opc) 1658 { 1659 unsigned long flags; 1660 int res; 1661 1662 spin_lock_irqsave(&card->tst_lock, flags); 1663 1664 res = __fill_tst(card, vc, n, opc); 1665 1666 set_bit(TST_SWITCH_PENDING, &card->tst_state); 1667 if (!timer_pending(&card->tst_timer)) 1668 mod_timer(&card->tst_timer, jiffies + 1); 1669 1670 spin_unlock_irqrestore(&card->tst_lock, flags); 1671 return res; 1672 } 1673 1674 static int 1675 __clear_tst(struct idt77252_dev *card, struct vc_map *vc) 1676 { 1677 unsigned long idle; 1678 int e; 1679 1680 idle = card->tst[card->tst_index ^ 1]; 1681 1682 for (e = 0; e < card->tst_size - 2; e++) { 1683 if (card->soft_tst[e].vc == vc) { 1684 card->soft_tst[e].vc = NULL; 1685 1686 card->soft_tst[e].tste = TSTE_OPC_VAR; 1687 if (timer_pending(&card->tst_timer)) 1688 card->soft_tst[e].tste |= TSTE_PUSH_ACTIVE; 1689 else { 1690 write_sram(card, idle + e, TSTE_OPC_VAR); 1691 card->soft_tst[e].tste |= TSTE_PUSH_IDLE; 1692 } 1693 } 1694 } 1695 1696 return 0; 1697 } 1698 1699 static int 1700 clear_tst(struct idt77252_dev *card, struct vc_map *vc) 1701 { 1702 unsigned long flags; 1703 int res; 1704 1705 spin_lock_irqsave(&card->tst_lock, flags); 1706 1707 res = __clear_tst(card, vc); 1708 1709 set_bit(TST_SWITCH_PENDING, &card->tst_state); 1710 if (!timer_pending(&card->tst_timer)) 1711 mod_timer(&card->tst_timer, jiffies + 1); 1712 1713 spin_unlock_irqrestore(&card->tst_lock, flags); 1714 return res; 1715 } 1716 1717 static int 1718 change_tst(struct idt77252_dev *card, struct vc_map *vc, 1719 int n, unsigned int opc) 1720 { 1721 unsigned long flags; 1722 int res; 1723 1724 spin_lock_irqsave(&card->tst_lock, flags); 1725 1726 __clear_tst(card, vc); 1727 res = __fill_tst(card, vc, n, opc); 1728 1729 set_bit(TST_SWITCH_PENDING, &card->tst_state); 1730 if (!timer_pending(&card->tst_timer)) 1731 mod_timer(&card->tst_timer, jiffies + 1); 1732 1733 spin_unlock_irqrestore(&card->tst_lock, flags); 1734 return res; 1735 } 1736 1737 1738 static int 1739 set_tct(struct idt77252_dev *card, struct vc_map *vc) 1740 { 1741 unsigned long tct; 1742 1743 tct = (unsigned long) (card->tct_base + vc->index * SAR_SRAM_TCT_SIZE); 1744 1745 switch (vc->class) { 1746 case SCHED_CBR: 1747 OPRINTK("%s: writing TCT at 0x%lx, SCD 0x%lx.\n", 1748 card->name, tct, vc->scq->scd); 1749 1750 write_sram(card, tct + 0, TCT_CBR | vc->scq->scd); 1751 write_sram(card, tct + 1, 0); 1752 write_sram(card, tct + 2, 0); 1753 write_sram(card, tct + 3, 0); 1754 write_sram(card, tct + 4, 0); 1755 write_sram(card, tct + 5, 0); 1756 write_sram(card, tct + 6, 0); 1757 write_sram(card, tct + 7, 0); 1758 break; 1759 1760 case SCHED_UBR: 1761 OPRINTK("%s: writing TCT at 0x%lx, SCD 0x%lx.\n", 1762 card->name, tct, vc->scq->scd); 1763 1764 write_sram(card, tct + 0, TCT_UBR | vc->scq->scd); 1765 write_sram(card, tct + 1, 0); 1766 write_sram(card, tct + 2, TCT_TSIF); 1767 write_sram(card, tct + 3, TCT_HALT | TCT_IDLE); 1768 write_sram(card, tct + 4, 0); 1769 write_sram(card, tct + 5, vc->init_er); 1770 write_sram(card, tct + 6, 0); 1771 write_sram(card, tct + 7, TCT_FLAG_UBR); 1772 break; 1773 1774 case SCHED_VBR: 1775 case SCHED_ABR: 1776 default: 1777 return -ENOSYS; 1778 } 1779 1780 return 0; 1781 } 1782 1783 /*****************************************************************************/ 1784 /* */ 1785 /* FBQ Handling */ 1786 /* */ 1787 /*****************************************************************************/ 1788 1789 static __inline__ int 1790 idt77252_fbq_full(struct idt77252_dev *card, int queue) 1791 { 1792 return (readl(SAR_REG_STAT) >> (16 + (queue << 2))) == 0x0f; 1793 } 1794 1795 static int 1796 push_rx_skb(struct idt77252_dev *card, struct sk_buff *skb, int queue) 1797 { 1798 unsigned long flags; 1799 u32 handle; 1800 u32 addr; 1801 1802 skb->data = skb->head; 1803 skb_reset_tail_pointer(skb); 1804 skb->len = 0; 1805 1806 skb_reserve(skb, 16); 1807 1808 switch (queue) { 1809 case 0: 1810 skb_put(skb, SAR_FB_SIZE_0); 1811 break; 1812 case 1: 1813 skb_put(skb, SAR_FB_SIZE_1); 1814 break; 1815 case 2: 1816 skb_put(skb, SAR_FB_SIZE_2); 1817 break; 1818 case 3: 1819 skb_put(skb, SAR_FB_SIZE_3); 1820 break; 1821 default: 1822 return -1; 1823 } 1824 1825 if (idt77252_fbq_full(card, queue)) 1826 return -1; 1827 1828 memset(&skb->data[(skb->len & ~(0x3f)) - 64], 0, 2 * sizeof(u32)); 1829 1830 handle = IDT77252_PRV_POOL(skb); 1831 addr = IDT77252_PRV_PADDR(skb); 1832 1833 spin_lock_irqsave(&card->cmd_lock, flags); 1834 writel(handle, card->fbq[queue]); 1835 writel(addr, card->fbq[queue]); 1836 spin_unlock_irqrestore(&card->cmd_lock, flags); 1837 1838 return 0; 1839 } 1840 1841 static void 1842 add_rx_skb(struct idt77252_dev *card, int queue, 1843 unsigned int size, unsigned int count) 1844 { 1845 struct sk_buff *skb; 1846 dma_addr_t paddr; 1847 1848 while (count--) { 1849 skb = dev_alloc_skb(size); 1850 if (!skb) 1851 return; 1852 1853 if (sb_pool_add(card, skb, queue)) { 1854 printk("%s: SB POOL full\n", __func__); 1855 goto outfree; 1856 } 1857 1858 paddr = dma_map_single(&card->pcidev->dev, skb->data, 1859 skb_end_pointer(skb) - skb->data, 1860 DMA_FROM_DEVICE); 1861 if (dma_mapping_error(&card->pcidev->dev, paddr)) 1862 goto outpoolrm; 1863 IDT77252_PRV_PADDR(skb) = paddr; 1864 1865 if (push_rx_skb(card, skb, queue)) { 1866 printk("%s: FB QUEUE full\n", __func__); 1867 goto outunmap; 1868 } 1869 } 1870 1871 return; 1872 1873 outunmap: 1874 dma_unmap_single(&card->pcidev->dev, IDT77252_PRV_PADDR(skb), 1875 skb_end_pointer(skb) - skb->data, DMA_FROM_DEVICE); 1876 1877 outpoolrm: 1878 sb_pool_remove(card, skb); 1879 1880 outfree: 1881 dev_kfree_skb(skb); 1882 } 1883 1884 1885 static void 1886 recycle_rx_skb(struct idt77252_dev *card, struct sk_buff *skb) 1887 { 1888 u32 handle = IDT77252_PRV_POOL(skb); 1889 int err; 1890 1891 dma_sync_single_for_device(&card->pcidev->dev, IDT77252_PRV_PADDR(skb), 1892 skb_end_pointer(skb) - skb->data, 1893 DMA_FROM_DEVICE); 1894 1895 err = push_rx_skb(card, skb, POOL_QUEUE(handle)); 1896 if (err) { 1897 dma_unmap_single(&card->pcidev->dev, IDT77252_PRV_PADDR(skb), 1898 skb_end_pointer(skb) - skb->data, 1899 DMA_FROM_DEVICE); 1900 sb_pool_remove(card, skb); 1901 dev_kfree_skb(skb); 1902 } 1903 } 1904 1905 static void 1906 flush_rx_pool(struct idt77252_dev *card, struct rx_pool *rpp) 1907 { 1908 skb_queue_head_init(&rpp->queue); 1909 rpp->len = 0; 1910 } 1911 1912 static void 1913 recycle_rx_pool_skb(struct idt77252_dev *card, struct rx_pool *rpp) 1914 { 1915 struct sk_buff *skb, *tmp; 1916 1917 skb_queue_walk_safe(&rpp->queue, skb, tmp) 1918 recycle_rx_skb(card, skb); 1919 1920 flush_rx_pool(card, rpp); 1921 } 1922 1923 /*****************************************************************************/ 1924 /* */ 1925 /* ATM Interface */ 1926 /* */ 1927 /*****************************************************************************/ 1928 1929 static void 1930 idt77252_phy_put(struct atm_dev *dev, unsigned char value, unsigned long addr) 1931 { 1932 write_utility(dev->dev_data, 0x100 + (addr & 0x1ff), value); 1933 } 1934 1935 static unsigned char 1936 idt77252_phy_get(struct atm_dev *dev, unsigned long addr) 1937 { 1938 return read_utility(dev->dev_data, 0x100 + (addr & 0x1ff)); 1939 } 1940 1941 static inline int 1942 idt77252_send_skb(struct atm_vcc *vcc, struct sk_buff *skb, int oam) 1943 { 1944 struct atm_dev *dev = vcc->dev; 1945 struct idt77252_dev *card = dev->dev_data; 1946 struct vc_map *vc = vcc->dev_data; 1947 int err; 1948 1949 if (vc == NULL) { 1950 printk("%s: NULL connection in send().\n", card->name); 1951 atomic_inc(&vcc->stats->tx_err); 1952 dev_kfree_skb(skb); 1953 return -EINVAL; 1954 } 1955 if (!test_bit(VCF_TX, &vc->flags)) { 1956 printk("%s: Trying to transmit on a non-tx VC.\n", card->name); 1957 atomic_inc(&vcc->stats->tx_err); 1958 dev_kfree_skb(skb); 1959 return -EINVAL; 1960 } 1961 1962 switch (vcc->qos.aal) { 1963 case ATM_AAL0: 1964 case ATM_AAL1: 1965 case ATM_AAL5: 1966 break; 1967 default: 1968 printk("%s: Unsupported AAL: %d\n", card->name, vcc->qos.aal); 1969 atomic_inc(&vcc->stats->tx_err); 1970 dev_kfree_skb(skb); 1971 return -EINVAL; 1972 } 1973 1974 if (skb_shinfo(skb)->nr_frags != 0) { 1975 printk("%s: No scatter-gather yet.\n", card->name); 1976 atomic_inc(&vcc->stats->tx_err); 1977 dev_kfree_skb(skb); 1978 return -EINVAL; 1979 } 1980 ATM_SKB(skb)->vcc = vcc; 1981 1982 err = queue_skb(card, vc, skb, oam); 1983 if (err) { 1984 atomic_inc(&vcc->stats->tx_err); 1985 dev_kfree_skb(skb); 1986 return err; 1987 } 1988 1989 return 0; 1990 } 1991 1992 static int idt77252_send(struct atm_vcc *vcc, struct sk_buff *skb) 1993 { 1994 return idt77252_send_skb(vcc, skb, 0); 1995 } 1996 1997 static int 1998 idt77252_send_oam(struct atm_vcc *vcc, void *cell, int flags) 1999 { 2000 struct atm_dev *dev = vcc->dev; 2001 struct idt77252_dev *card = dev->dev_data; 2002 struct sk_buff *skb; 2003 2004 skb = dev_alloc_skb(64); 2005 if (!skb) { 2006 printk("%s: Out of memory in send_oam().\n", card->name); 2007 atomic_inc(&vcc->stats->tx_err); 2008 return -ENOMEM; 2009 } 2010 refcount_add(skb->truesize, &sk_atm(vcc)->sk_wmem_alloc); 2011 2012 skb_put_data(skb, cell, 52); 2013 2014 return idt77252_send_skb(vcc, skb, 1); 2015 } 2016 2017 static __inline__ unsigned int 2018 idt77252_fls(unsigned int x) 2019 { 2020 int r = 1; 2021 2022 if (x == 0) 2023 return 0; 2024 if (x & 0xffff0000) { 2025 x >>= 16; 2026 r += 16; 2027 } 2028 if (x & 0xff00) { 2029 x >>= 8; 2030 r += 8; 2031 } 2032 if (x & 0xf0) { 2033 x >>= 4; 2034 r += 4; 2035 } 2036 if (x & 0xc) { 2037 x >>= 2; 2038 r += 2; 2039 } 2040 if (x & 0x2) 2041 r += 1; 2042 return r; 2043 } 2044 2045 static u16 2046 idt77252_int_to_atmfp(unsigned int rate) 2047 { 2048 u16 m, e; 2049 2050 if (rate == 0) 2051 return 0; 2052 e = idt77252_fls(rate) - 1; 2053 if (e < 9) 2054 m = (rate - (1 << e)) << (9 - e); 2055 else if (e == 9) 2056 m = (rate - (1 << e)); 2057 else /* e > 9 */ 2058 m = (rate - (1 << e)) >> (e - 9); 2059 return 0x4000 | (e << 9) | m; 2060 } 2061 2062 static u8 2063 idt77252_rate_logindex(struct idt77252_dev *card, int pcr) 2064 { 2065 u16 afp; 2066 2067 afp = idt77252_int_to_atmfp(pcr < 0 ? -pcr : pcr); 2068 if (pcr < 0) 2069 return rate_to_log[(afp >> 5) & 0x1ff]; 2070 return rate_to_log[((afp >> 5) + 1) & 0x1ff]; 2071 } 2072 2073 static void 2074 idt77252_est_timer(struct timer_list *t) 2075 { 2076 struct rate_estimator *est = timer_container_of(est, t, timer); 2077 struct vc_map *vc = est->vc; 2078 struct idt77252_dev *card = vc->card; 2079 unsigned long flags; 2080 u32 rate, cps; 2081 u64 ncells; 2082 u8 lacr; 2083 2084 spin_lock_irqsave(&vc->lock, flags); 2085 if (!vc->estimator) 2086 goto out; 2087 ncells = est->cells; 2088 2089 rate = ((u32)(ncells - est->last_cells)) << (7 - est->interval); 2090 est->last_cells = ncells; 2091 est->avcps += ((long)rate - (long)est->avcps) >> est->ewma_log; 2092 est->cps = (est->avcps + 0x1f) >> 5; 2093 2094 cps = est->cps; 2095 if (cps < (est->maxcps >> 4)) 2096 cps = est->maxcps >> 4; 2097 2098 lacr = idt77252_rate_logindex(card, cps); 2099 if (lacr > vc->max_er) 2100 lacr = vc->max_er; 2101 2102 if (lacr != vc->lacr) { 2103 vc->lacr = lacr; 2104 writel(TCMDQ_LACR|(vc->lacr << 16)|vc->index, SAR_REG_TCMDQ); 2105 } 2106 2107 est->timer.expires = jiffies + ((HZ / 4) << est->interval); 2108 add_timer(&est->timer); 2109 2110 out: 2111 spin_unlock_irqrestore(&vc->lock, flags); 2112 } 2113 2114 static struct rate_estimator * 2115 idt77252_init_est(struct vc_map *vc, int pcr) 2116 { 2117 struct rate_estimator *est; 2118 2119 est = kzalloc(sizeof(struct rate_estimator), GFP_KERNEL); 2120 if (!est) 2121 return NULL; 2122 est->maxcps = pcr < 0 ? -pcr : pcr; 2123 est->cps = est->maxcps; 2124 est->avcps = est->cps << 5; 2125 est->vc = vc; 2126 2127 est->interval = 2; /* XXX: make this configurable */ 2128 est->ewma_log = 2; /* XXX: make this configurable */ 2129 timer_setup(&est->timer, idt77252_est_timer, 0); 2130 mod_timer(&est->timer, jiffies + ((HZ / 4) << est->interval)); 2131 2132 return est; 2133 } 2134 2135 static int 2136 idt77252_init_cbr(struct idt77252_dev *card, struct vc_map *vc, 2137 struct atm_vcc *vcc, struct atm_qos *qos) 2138 { 2139 int tst_free, tst_used, tst_entries; 2140 unsigned long tmpl, modl; 2141 int tcr, tcra; 2142 2143 if ((qos->txtp.max_pcr == 0) && 2144 (qos->txtp.pcr == 0) && (qos->txtp.min_pcr == 0)) { 2145 printk("%s: trying to open a CBR VC with cell rate = 0\n", 2146 card->name); 2147 return -EINVAL; 2148 } 2149 2150 tst_used = 0; 2151 tst_free = card->tst_free; 2152 if (test_bit(VCF_TX, &vc->flags)) 2153 tst_used = vc->ntste; 2154 tst_free += tst_used; 2155 2156 tcr = atm_pcr_goal(&qos->txtp); 2157 tcra = tcr >= 0 ? tcr : -tcr; 2158 2159 TXPRINTK("%s: CBR target cell rate = %d\n", card->name, tcra); 2160 2161 tmpl = (unsigned long) tcra * ((unsigned long) card->tst_size - 2); 2162 modl = tmpl % (unsigned long)card->utopia_pcr; 2163 2164 tst_entries = (int) (tmpl / card->utopia_pcr); 2165 if (tcr > 0) { 2166 if (modl > 0) 2167 tst_entries++; 2168 } else if (tcr == 0) { 2169 tst_entries = tst_free - SAR_TST_RESERVED; 2170 if (tst_entries <= 0) { 2171 printk("%s: no CBR bandwidth free.\n", card->name); 2172 return -ENOSR; 2173 } 2174 } 2175 2176 if (tst_entries == 0) { 2177 printk("%s: selected CBR bandwidth < granularity.\n", 2178 card->name); 2179 return -EINVAL; 2180 } 2181 2182 if (tst_entries > (tst_free - SAR_TST_RESERVED)) { 2183 printk("%s: not enough CBR bandwidth free.\n", card->name); 2184 return -ENOSR; 2185 } 2186 2187 vc->ntste = tst_entries; 2188 2189 card->tst_free = tst_free - tst_entries; 2190 if (test_bit(VCF_TX, &vc->flags)) { 2191 if (tst_used == tst_entries) 2192 return 0; 2193 2194 OPRINTK("%s: modify %d -> %d entries in TST.\n", 2195 card->name, tst_used, tst_entries); 2196 change_tst(card, vc, tst_entries, TSTE_OPC_CBR); 2197 return 0; 2198 } 2199 2200 OPRINTK("%s: setting %d entries in TST.\n", card->name, tst_entries); 2201 fill_tst(card, vc, tst_entries, TSTE_OPC_CBR); 2202 return 0; 2203 } 2204 2205 static int 2206 idt77252_init_ubr(struct idt77252_dev *card, struct vc_map *vc, 2207 struct atm_vcc *vcc, struct atm_qos *qos) 2208 { 2209 struct rate_estimator *est = NULL; 2210 unsigned long flags; 2211 int tcr; 2212 2213 spin_lock_irqsave(&vc->lock, flags); 2214 if (vc->estimator) { 2215 est = vc->estimator; 2216 vc->estimator = NULL; 2217 } 2218 spin_unlock_irqrestore(&vc->lock, flags); 2219 if (est) { 2220 timer_shutdown_sync(&est->timer); 2221 kfree(est); 2222 } 2223 2224 tcr = atm_pcr_goal(&qos->txtp); 2225 if (tcr == 0) 2226 tcr = card->link_pcr; 2227 2228 vc->estimator = idt77252_init_est(vc, tcr); 2229 2230 vc->class = SCHED_UBR; 2231 vc->init_er = idt77252_rate_logindex(card, tcr); 2232 vc->lacr = vc->init_er; 2233 if (tcr < 0) 2234 vc->max_er = vc->init_er; 2235 else 2236 vc->max_er = 0xff; 2237 2238 return 0; 2239 } 2240 2241 static int 2242 idt77252_init_tx(struct idt77252_dev *card, struct vc_map *vc, 2243 struct atm_vcc *vcc, struct atm_qos *qos) 2244 { 2245 int error; 2246 2247 if (test_bit(VCF_TX, &vc->flags)) 2248 return -EBUSY; 2249 2250 switch (qos->txtp.traffic_class) { 2251 case ATM_CBR: 2252 vc->class = SCHED_CBR; 2253 break; 2254 2255 case ATM_UBR: 2256 vc->class = SCHED_UBR; 2257 break; 2258 2259 case ATM_VBR: 2260 case ATM_ABR: 2261 default: 2262 return -EPROTONOSUPPORT; 2263 } 2264 2265 vc->scq = alloc_scq(card, vc->class); 2266 if (!vc->scq) { 2267 printk("%s: can't get SCQ.\n", card->name); 2268 return -ENOMEM; 2269 } 2270 2271 vc->scq->scd = get_free_scd(card, vc); 2272 if (vc->scq->scd == 0) { 2273 printk("%s: no SCD available.\n", card->name); 2274 free_scq(card, vc->scq); 2275 return -ENOMEM; 2276 } 2277 2278 fill_scd(card, vc->scq, vc->class); 2279 2280 if (set_tct(card, vc)) { 2281 printk("%s: class %d not supported.\n", 2282 card->name, qos->txtp.traffic_class); 2283 2284 card->scd2vc[vc->scd_index] = NULL; 2285 free_scq(card, vc->scq); 2286 return -EPROTONOSUPPORT; 2287 } 2288 2289 switch (vc->class) { 2290 case SCHED_CBR: 2291 error = idt77252_init_cbr(card, vc, vcc, qos); 2292 if (error) { 2293 card->scd2vc[vc->scd_index] = NULL; 2294 free_scq(card, vc->scq); 2295 return error; 2296 } 2297 2298 clear_bit(VCF_IDLE, &vc->flags); 2299 writel(TCMDQ_START | vc->index, SAR_REG_TCMDQ); 2300 break; 2301 2302 case SCHED_UBR: 2303 error = idt77252_init_ubr(card, vc, vcc, qos); 2304 if (error) { 2305 card->scd2vc[vc->scd_index] = NULL; 2306 free_scq(card, vc->scq); 2307 return error; 2308 } 2309 2310 set_bit(VCF_IDLE, &vc->flags); 2311 break; 2312 } 2313 2314 vc->tx_vcc = vcc; 2315 set_bit(VCF_TX, &vc->flags); 2316 return 0; 2317 } 2318 2319 static int 2320 idt77252_init_rx(struct idt77252_dev *card, struct vc_map *vc, 2321 struct atm_vcc *vcc, struct atm_qos *qos) 2322 { 2323 unsigned long flags; 2324 unsigned long addr; 2325 u32 rcte = 0; 2326 2327 if (test_bit(VCF_RX, &vc->flags)) 2328 return -EBUSY; 2329 2330 vc->rx_vcc = vcc; 2331 set_bit(VCF_RX, &vc->flags); 2332 2333 if ((vcc->vci == 3) || (vcc->vci == 4)) 2334 return 0; 2335 2336 flush_rx_pool(card, &vc->rcv.rx_pool); 2337 2338 rcte |= SAR_RCTE_CONNECTOPEN; 2339 rcte |= SAR_RCTE_RAWCELLINTEN; 2340 2341 switch (qos->aal) { 2342 case ATM_AAL0: 2343 rcte |= SAR_RCTE_RCQ; 2344 break; 2345 case ATM_AAL1: 2346 rcte |= SAR_RCTE_OAM; /* Let SAR drop Video */ 2347 break; 2348 case ATM_AAL34: 2349 rcte |= SAR_RCTE_AAL34; 2350 break; 2351 case ATM_AAL5: 2352 rcte |= SAR_RCTE_AAL5; 2353 break; 2354 default: 2355 rcte |= SAR_RCTE_RCQ; 2356 break; 2357 } 2358 2359 if (qos->aal != ATM_AAL5) 2360 rcte |= SAR_RCTE_FBP_1; 2361 else if (qos->rxtp.max_sdu > SAR_FB_SIZE_2) 2362 rcte |= SAR_RCTE_FBP_3; 2363 else if (qos->rxtp.max_sdu > SAR_FB_SIZE_1) 2364 rcte |= SAR_RCTE_FBP_2; 2365 else if (qos->rxtp.max_sdu > SAR_FB_SIZE_0) 2366 rcte |= SAR_RCTE_FBP_1; 2367 else 2368 rcte |= SAR_RCTE_FBP_01; 2369 2370 addr = card->rct_base + (vc->index << 2); 2371 2372 OPRINTK("%s: writing RCT at 0x%lx\n", card->name, addr); 2373 write_sram(card, addr, rcte); 2374 2375 spin_lock_irqsave(&card->cmd_lock, flags); 2376 writel(SAR_CMD_OPEN_CONNECTION | (addr << 2), SAR_REG_CMD); 2377 waitfor_idle(card); 2378 spin_unlock_irqrestore(&card->cmd_lock, flags); 2379 2380 return 0; 2381 } 2382 2383 static int 2384 idt77252_open(struct atm_vcc *vcc) 2385 { 2386 struct atm_dev *dev = vcc->dev; 2387 struct idt77252_dev *card = dev->dev_data; 2388 struct vc_map *vc; 2389 unsigned int index; 2390 unsigned int inuse; 2391 int error; 2392 int vci = vcc->vci; 2393 short vpi = vcc->vpi; 2394 2395 if (vpi == ATM_VPI_UNSPEC || vci == ATM_VCI_UNSPEC) 2396 return 0; 2397 2398 if (vpi >= (1 << card->vpibits)) { 2399 printk("%s: unsupported VPI: %d\n", card->name, vpi); 2400 return -EINVAL; 2401 } 2402 2403 if (vci >= (1 << card->vcibits)) { 2404 printk("%s: unsupported VCI: %d\n", card->name, vci); 2405 return -EINVAL; 2406 } 2407 2408 set_bit(ATM_VF_ADDR, &vcc->flags); 2409 2410 mutex_lock(&card->mutex); 2411 2412 OPRINTK("%s: opening vpi.vci: %d.%d\n", card->name, vpi, vci); 2413 2414 switch (vcc->qos.aal) { 2415 case ATM_AAL0: 2416 case ATM_AAL1: 2417 case ATM_AAL5: 2418 break; 2419 default: 2420 printk("%s: Unsupported AAL: %d\n", card->name, vcc->qos.aal); 2421 mutex_unlock(&card->mutex); 2422 return -EPROTONOSUPPORT; 2423 } 2424 2425 index = VPCI2VC(card, vpi, vci); 2426 if (!card->vcs[index]) { 2427 card->vcs[index] = kzalloc(sizeof(struct vc_map), GFP_KERNEL); 2428 if (!card->vcs[index]) { 2429 printk("%s: can't alloc vc in open()\n", card->name); 2430 mutex_unlock(&card->mutex); 2431 return -ENOMEM; 2432 } 2433 card->vcs[index]->card = card; 2434 card->vcs[index]->index = index; 2435 2436 spin_lock_init(&card->vcs[index]->lock); 2437 } 2438 vc = card->vcs[index]; 2439 2440 vcc->dev_data = vc; 2441 2442 IPRINTK("%s: idt77252_open: vc = %d (%d.%d) %s/%s (max RX SDU: %u)\n", 2443 card->name, vc->index, vcc->vpi, vcc->vci, 2444 vcc->qos.rxtp.traffic_class != ATM_NONE ? "rx" : "--", 2445 vcc->qos.txtp.traffic_class != ATM_NONE ? "tx" : "--", 2446 vcc->qos.rxtp.max_sdu); 2447 2448 inuse = 0; 2449 if (vcc->qos.txtp.traffic_class != ATM_NONE && 2450 test_bit(VCF_TX, &vc->flags)) 2451 inuse = 1; 2452 if (vcc->qos.rxtp.traffic_class != ATM_NONE && 2453 test_bit(VCF_RX, &vc->flags)) 2454 inuse += 2; 2455 2456 if (inuse) { 2457 printk("%s: %s vci already in use.\n", card->name, 2458 inuse == 1 ? "tx" : inuse == 2 ? "rx" : "tx and rx"); 2459 mutex_unlock(&card->mutex); 2460 return -EADDRINUSE; 2461 } 2462 2463 if (vcc->qos.txtp.traffic_class != ATM_NONE) { 2464 error = idt77252_init_tx(card, vc, vcc, &vcc->qos); 2465 if (error) { 2466 mutex_unlock(&card->mutex); 2467 return error; 2468 } 2469 } 2470 2471 if (vcc->qos.rxtp.traffic_class != ATM_NONE) { 2472 error = idt77252_init_rx(card, vc, vcc, &vcc->qos); 2473 if (error) { 2474 mutex_unlock(&card->mutex); 2475 return error; 2476 } 2477 } 2478 2479 set_bit(ATM_VF_READY, &vcc->flags); 2480 2481 mutex_unlock(&card->mutex); 2482 return 0; 2483 } 2484 2485 static void 2486 idt77252_close(struct atm_vcc *vcc) 2487 { 2488 struct atm_dev *dev = vcc->dev; 2489 struct idt77252_dev *card = dev->dev_data; 2490 struct vc_map *vc = vcc->dev_data; 2491 unsigned long flags; 2492 unsigned long addr; 2493 unsigned long timeout; 2494 2495 mutex_lock(&card->mutex); 2496 2497 IPRINTK("%s: idt77252_close: vc = %d (%d.%d)\n", 2498 card->name, vc->index, vcc->vpi, vcc->vci); 2499 2500 clear_bit(ATM_VF_READY, &vcc->flags); 2501 2502 if (vcc->qos.rxtp.traffic_class != ATM_NONE) { 2503 2504 spin_lock_irqsave(&vc->lock, flags); 2505 clear_bit(VCF_RX, &vc->flags); 2506 vc->rx_vcc = NULL; 2507 spin_unlock_irqrestore(&vc->lock, flags); 2508 2509 if ((vcc->vci == 3) || (vcc->vci == 4)) 2510 goto done; 2511 2512 addr = card->rct_base + vc->index * SAR_SRAM_RCT_SIZE; 2513 2514 spin_lock_irqsave(&card->cmd_lock, flags); 2515 writel(SAR_CMD_CLOSE_CONNECTION | (addr << 2), SAR_REG_CMD); 2516 waitfor_idle(card); 2517 spin_unlock_irqrestore(&card->cmd_lock, flags); 2518 2519 if (skb_queue_len(&vc->rcv.rx_pool.queue) != 0) { 2520 DPRINTK("%s: closing a VC with pending rx buffers.\n", 2521 card->name); 2522 2523 recycle_rx_pool_skb(card, &vc->rcv.rx_pool); 2524 } 2525 } 2526 2527 done: 2528 if (vcc->qos.txtp.traffic_class != ATM_NONE) { 2529 2530 spin_lock_irqsave(&vc->lock, flags); 2531 clear_bit(VCF_TX, &vc->flags); 2532 clear_bit(VCF_IDLE, &vc->flags); 2533 clear_bit(VCF_RSV, &vc->flags); 2534 vc->tx_vcc = NULL; 2535 2536 if (vc->estimator) { 2537 timer_shutdown(&vc->estimator->timer); 2538 kfree(vc->estimator); 2539 vc->estimator = NULL; 2540 } 2541 spin_unlock_irqrestore(&vc->lock, flags); 2542 2543 timeout = 5 * 1000; 2544 while (atomic_read(&vc->scq->used) > 0) { 2545 timeout = msleep_interruptible(timeout); 2546 if (!timeout) { 2547 pr_warn("%s: SCQ drain timeout: %u used\n", 2548 card->name, atomic_read(&vc->scq->used)); 2549 break; 2550 } 2551 } 2552 2553 writel(TCMDQ_HALT | vc->index, SAR_REG_TCMDQ); 2554 clear_scd(card, vc->scq, vc->class); 2555 2556 if (vc->class == SCHED_CBR) { 2557 clear_tst(card, vc); 2558 card->tst_free += vc->ntste; 2559 vc->ntste = 0; 2560 } 2561 2562 card->scd2vc[vc->scd_index] = NULL; 2563 free_scq(card, vc->scq); 2564 } 2565 2566 mutex_unlock(&card->mutex); 2567 } 2568 2569 static int 2570 idt77252_change_qos(struct atm_vcc *vcc, struct atm_qos *qos, int flags) 2571 { 2572 struct atm_dev *dev = vcc->dev; 2573 struct idt77252_dev *card = dev->dev_data; 2574 struct vc_map *vc = vcc->dev_data; 2575 int error = 0; 2576 2577 mutex_lock(&card->mutex); 2578 2579 if (qos->txtp.traffic_class != ATM_NONE) { 2580 if (!test_bit(VCF_TX, &vc->flags)) { 2581 error = idt77252_init_tx(card, vc, vcc, qos); 2582 if (error) 2583 goto out; 2584 } else { 2585 switch (qos->txtp.traffic_class) { 2586 case ATM_CBR: 2587 error = idt77252_init_cbr(card, vc, vcc, qos); 2588 if (error) 2589 goto out; 2590 break; 2591 2592 case ATM_UBR: 2593 error = idt77252_init_ubr(card, vc, vcc, qos); 2594 if (error) 2595 goto out; 2596 2597 if (!test_bit(VCF_IDLE, &vc->flags)) { 2598 writel(TCMDQ_LACR | (vc->lacr << 16) | 2599 vc->index, SAR_REG_TCMDQ); 2600 } 2601 break; 2602 2603 case ATM_VBR: 2604 case ATM_ABR: 2605 error = -EOPNOTSUPP; 2606 goto out; 2607 } 2608 } 2609 } 2610 2611 if ((qos->rxtp.traffic_class != ATM_NONE) && 2612 !test_bit(VCF_RX, &vc->flags)) { 2613 error = idt77252_init_rx(card, vc, vcc, qos); 2614 if (error) 2615 goto out; 2616 } 2617 2618 memcpy(&vcc->qos, qos, sizeof(struct atm_qos)); 2619 2620 set_bit(ATM_VF_HASQOS, &vcc->flags); 2621 2622 out: 2623 mutex_unlock(&card->mutex); 2624 return error; 2625 } 2626 2627 static int 2628 idt77252_proc_read(struct atm_dev *dev, loff_t * pos, char *page) 2629 { 2630 struct idt77252_dev *card = dev->dev_data; 2631 int i, left; 2632 2633 left = (int) *pos; 2634 if (!left--) 2635 return sprintf(page, "IDT77252 Interrupts:\n"); 2636 if (!left--) 2637 return sprintf(page, "TSIF: %lu\n", card->irqstat[15]); 2638 if (!left--) 2639 return sprintf(page, "TXICP: %lu\n", card->irqstat[14]); 2640 if (!left--) 2641 return sprintf(page, "TSQF: %lu\n", card->irqstat[12]); 2642 if (!left--) 2643 return sprintf(page, "TMROF: %lu\n", card->irqstat[11]); 2644 if (!left--) 2645 return sprintf(page, "PHYI: %lu\n", card->irqstat[10]); 2646 if (!left--) 2647 return sprintf(page, "FBQ3A: %lu\n", card->irqstat[8]); 2648 if (!left--) 2649 return sprintf(page, "FBQ2A: %lu\n", card->irqstat[7]); 2650 if (!left--) 2651 return sprintf(page, "RSQF: %lu\n", card->irqstat[6]); 2652 if (!left--) 2653 return sprintf(page, "EPDU: %lu\n", card->irqstat[5]); 2654 if (!left--) 2655 return sprintf(page, "RAWCF: %lu\n", card->irqstat[4]); 2656 if (!left--) 2657 return sprintf(page, "FBQ1A: %lu\n", card->irqstat[3]); 2658 if (!left--) 2659 return sprintf(page, "FBQ0A: %lu\n", card->irqstat[2]); 2660 if (!left--) 2661 return sprintf(page, "RSQAF: %lu\n", card->irqstat[1]); 2662 if (!left--) 2663 return sprintf(page, "IDT77252 Transmit Connection Table:\n"); 2664 2665 for (i = 0; i < card->tct_size; i++) { 2666 unsigned long tct; 2667 struct atm_vcc *vcc; 2668 struct vc_map *vc; 2669 char *p; 2670 2671 vc = card->vcs[i]; 2672 if (!vc) 2673 continue; 2674 2675 vcc = NULL; 2676 if (vc->tx_vcc) 2677 vcc = vc->tx_vcc; 2678 if (!vcc) 2679 continue; 2680 if (left--) 2681 continue; 2682 2683 p = page; 2684 p += sprintf(p, " %4u: %u.%u: ", i, vcc->vpi, vcc->vci); 2685 tct = (unsigned long) (card->tct_base + i * SAR_SRAM_TCT_SIZE); 2686 2687 for (i = 0; i < 8; i++) 2688 p += sprintf(p, " %08x", read_sram(card, tct + i)); 2689 p += sprintf(p, "\n"); 2690 return p - page; 2691 } 2692 return 0; 2693 } 2694 2695 /*****************************************************************************/ 2696 /* */ 2697 /* Interrupt handler */ 2698 /* */ 2699 /*****************************************************************************/ 2700 2701 static void 2702 idt77252_collect_stat(struct idt77252_dev *card) 2703 { 2704 (void) readl(SAR_REG_CDC); 2705 (void) readl(SAR_REG_VPEC); 2706 (void) readl(SAR_REG_ICC); 2707 2708 } 2709 2710 static irqreturn_t 2711 idt77252_interrupt(int irq, void *dev_id) 2712 { 2713 struct idt77252_dev *card = dev_id; 2714 u32 stat; 2715 2716 stat = readl(SAR_REG_STAT) & 0xffff; 2717 if (!stat) /* no interrupt for us */ 2718 return IRQ_NONE; 2719 2720 if (test_and_set_bit(IDT77252_BIT_INTERRUPT, &card->flags)) { 2721 printk("%s: Re-entering irq_handler()\n", card->name); 2722 goto out; 2723 } 2724 2725 writel(stat, SAR_REG_STAT); /* reset interrupt */ 2726 2727 if (stat & SAR_STAT_TSIF) { /* entry written to TSQ */ 2728 INTPRINTK("%s: TSIF\n", card->name); 2729 card->irqstat[15]++; 2730 idt77252_tx(card); 2731 } 2732 if (stat & SAR_STAT_TXICP) { /* Incomplete CS-PDU has */ 2733 INTPRINTK("%s: TXICP\n", card->name); 2734 card->irqstat[14]++; 2735 #ifdef CONFIG_ATM_IDT77252_DEBUG 2736 idt77252_tx_dump(card); 2737 #endif 2738 } 2739 if (stat & SAR_STAT_TSQF) { /* TSQ 7/8 full */ 2740 INTPRINTK("%s: TSQF\n", card->name); 2741 card->irqstat[12]++; 2742 idt77252_tx(card); 2743 } 2744 if (stat & SAR_STAT_TMROF) { /* Timer overflow */ 2745 INTPRINTK("%s: TMROF\n", card->name); 2746 card->irqstat[11]++; 2747 idt77252_collect_stat(card); 2748 } 2749 2750 if (stat & SAR_STAT_EPDU) { /* Got complete CS-PDU */ 2751 INTPRINTK("%s: EPDU\n", card->name); 2752 card->irqstat[5]++; 2753 idt77252_rx(card); 2754 } 2755 if (stat & SAR_STAT_RSQAF) { /* RSQ is 7/8 full */ 2756 INTPRINTK("%s: RSQAF\n", card->name); 2757 card->irqstat[1]++; 2758 idt77252_rx(card); 2759 } 2760 if (stat & SAR_STAT_RSQF) { /* RSQ is full */ 2761 INTPRINTK("%s: RSQF\n", card->name); 2762 card->irqstat[6]++; 2763 idt77252_rx(card); 2764 } 2765 if (stat & SAR_STAT_RAWCF) { /* Raw cell received */ 2766 INTPRINTK("%s: RAWCF\n", card->name); 2767 card->irqstat[4]++; 2768 idt77252_rx_raw(card); 2769 } 2770 2771 if (stat & SAR_STAT_PHYI) { /* PHY device interrupt */ 2772 INTPRINTK("%s: PHYI", card->name); 2773 card->irqstat[10]++; 2774 if (card->atmdev->phy && card->atmdev->phy->interrupt) 2775 card->atmdev->phy->interrupt(card->atmdev); 2776 } 2777 2778 if (stat & (SAR_STAT_FBQ0A | SAR_STAT_FBQ1A | 2779 SAR_STAT_FBQ2A | SAR_STAT_FBQ3A)) { 2780 2781 writel(readl(SAR_REG_CFG) & ~(SAR_CFG_FBIE), SAR_REG_CFG); 2782 2783 INTPRINTK("%s: FBQA: %04x\n", card->name, stat); 2784 2785 if (stat & SAR_STAT_FBQ0A) 2786 card->irqstat[2]++; 2787 if (stat & SAR_STAT_FBQ1A) 2788 card->irqstat[3]++; 2789 if (stat & SAR_STAT_FBQ2A) 2790 card->irqstat[7]++; 2791 if (stat & SAR_STAT_FBQ3A) 2792 card->irqstat[8]++; 2793 2794 schedule_work(&card->tqueue); 2795 } 2796 2797 out: 2798 clear_bit(IDT77252_BIT_INTERRUPT, &card->flags); 2799 return IRQ_HANDLED; 2800 } 2801 2802 static void 2803 idt77252_softint(struct work_struct *work) 2804 { 2805 struct idt77252_dev *card = 2806 container_of(work, struct idt77252_dev, tqueue); 2807 u32 stat; 2808 int done; 2809 2810 for (done = 1; ; done = 1) { 2811 stat = readl(SAR_REG_STAT) >> 16; 2812 2813 if ((stat & 0x0f) < SAR_FBQ0_HIGH) { 2814 add_rx_skb(card, 0, SAR_FB_SIZE_0, 32); 2815 done = 0; 2816 } 2817 2818 stat >>= 4; 2819 if ((stat & 0x0f) < SAR_FBQ1_HIGH) { 2820 add_rx_skb(card, 1, SAR_FB_SIZE_1, 32); 2821 done = 0; 2822 } 2823 2824 stat >>= 4; 2825 if ((stat & 0x0f) < SAR_FBQ2_HIGH) { 2826 add_rx_skb(card, 2, SAR_FB_SIZE_2, 32); 2827 done = 0; 2828 } 2829 2830 stat >>= 4; 2831 if ((stat & 0x0f) < SAR_FBQ3_HIGH) { 2832 add_rx_skb(card, 3, SAR_FB_SIZE_3, 32); 2833 done = 0; 2834 } 2835 2836 if (done) 2837 break; 2838 } 2839 2840 writel(readl(SAR_REG_CFG) | SAR_CFG_FBIE, SAR_REG_CFG); 2841 } 2842 2843 2844 static int 2845 open_card_oam(struct idt77252_dev *card) 2846 { 2847 unsigned long flags; 2848 unsigned long addr; 2849 struct vc_map *vc; 2850 int vpi, vci; 2851 int index; 2852 u32 rcte; 2853 2854 for (vpi = 0; vpi < (1 << card->vpibits); vpi++) { 2855 for (vci = 3; vci < 5; vci++) { 2856 index = VPCI2VC(card, vpi, vci); 2857 2858 vc = kzalloc(sizeof(struct vc_map), GFP_KERNEL); 2859 if (!vc) { 2860 printk("%s: can't alloc vc\n", card->name); 2861 return -ENOMEM; 2862 } 2863 vc->index = index; 2864 card->vcs[index] = vc; 2865 2866 flush_rx_pool(card, &vc->rcv.rx_pool); 2867 2868 rcte = SAR_RCTE_CONNECTOPEN | 2869 SAR_RCTE_RAWCELLINTEN | 2870 SAR_RCTE_RCQ | 2871 SAR_RCTE_FBP_1; 2872 2873 addr = card->rct_base + (vc->index << 2); 2874 write_sram(card, addr, rcte); 2875 2876 spin_lock_irqsave(&card->cmd_lock, flags); 2877 writel(SAR_CMD_OPEN_CONNECTION | (addr << 2), 2878 SAR_REG_CMD); 2879 waitfor_idle(card); 2880 spin_unlock_irqrestore(&card->cmd_lock, flags); 2881 } 2882 } 2883 2884 return 0; 2885 } 2886 2887 static void 2888 close_card_oam(struct idt77252_dev *card) 2889 { 2890 unsigned long flags; 2891 unsigned long addr; 2892 struct vc_map *vc; 2893 int vpi, vci; 2894 int index; 2895 2896 for (vpi = 0; vpi < (1 << card->vpibits); vpi++) { 2897 for (vci = 3; vci < 5; vci++) { 2898 index = VPCI2VC(card, vpi, vci); 2899 vc = card->vcs[index]; 2900 2901 addr = card->rct_base + vc->index * SAR_SRAM_RCT_SIZE; 2902 2903 spin_lock_irqsave(&card->cmd_lock, flags); 2904 writel(SAR_CMD_CLOSE_CONNECTION | (addr << 2), 2905 SAR_REG_CMD); 2906 waitfor_idle(card); 2907 spin_unlock_irqrestore(&card->cmd_lock, flags); 2908 2909 if (skb_queue_len(&vc->rcv.rx_pool.queue) != 0) { 2910 DPRINTK("%s: closing a VC " 2911 "with pending rx buffers.\n", 2912 card->name); 2913 2914 recycle_rx_pool_skb(card, &vc->rcv.rx_pool); 2915 } 2916 kfree(vc); 2917 } 2918 } 2919 } 2920 2921 static int 2922 open_card_ubr0(struct idt77252_dev *card) 2923 { 2924 struct vc_map *vc; 2925 2926 vc = kzalloc(sizeof(struct vc_map), GFP_KERNEL); 2927 if (!vc) { 2928 printk("%s: can't alloc vc\n", card->name); 2929 return -ENOMEM; 2930 } 2931 card->vcs[0] = vc; 2932 vc->class = SCHED_UBR0; 2933 2934 vc->scq = alloc_scq(card, vc->class); 2935 if (!vc->scq) { 2936 printk("%s: can't get SCQ.\n", card->name); 2937 kfree(card->vcs[0]); 2938 card->vcs[0] = NULL; 2939 return -ENOMEM; 2940 } 2941 2942 card->scd2vc[0] = vc; 2943 vc->scd_index = 0; 2944 vc->scq->scd = card->scd_base; 2945 2946 fill_scd(card, vc->scq, vc->class); 2947 2948 write_sram(card, card->tct_base + 0, TCT_UBR | card->scd_base); 2949 write_sram(card, card->tct_base + 1, 0); 2950 write_sram(card, card->tct_base + 2, 0); 2951 write_sram(card, card->tct_base + 3, 0); 2952 write_sram(card, card->tct_base + 4, 0); 2953 write_sram(card, card->tct_base + 5, 0); 2954 write_sram(card, card->tct_base + 6, 0); 2955 write_sram(card, card->tct_base + 7, TCT_FLAG_UBR); 2956 2957 clear_bit(VCF_IDLE, &vc->flags); 2958 writel(TCMDQ_START | 0, SAR_REG_TCMDQ); 2959 return 0; 2960 } 2961 2962 static void 2963 close_card_ubr0(struct idt77252_dev *card) 2964 { 2965 struct vc_map *vc = card->vcs[0]; 2966 2967 free_scq(card, vc->scq); 2968 kfree(vc); 2969 } 2970 2971 static int 2972 idt77252_dev_open(struct idt77252_dev *card) 2973 { 2974 u32 conf; 2975 2976 if (!test_bit(IDT77252_BIT_INIT, &card->flags)) { 2977 printk("%s: SAR not yet initialized.\n", card->name); 2978 return -1; 2979 } 2980 2981 conf = SAR_CFG_RXPTH| /* enable receive path */ 2982 SAR_RX_DELAY | /* interrupt on complete PDU */ 2983 SAR_CFG_RAWIE | /* interrupt enable on raw cells */ 2984 SAR_CFG_RQFIE | /* interrupt on RSQ almost full */ 2985 SAR_CFG_TMOIE | /* interrupt on timer overflow */ 2986 SAR_CFG_FBIE | /* interrupt on low free buffers */ 2987 SAR_CFG_TXEN | /* transmit operation enable */ 2988 SAR_CFG_TXINT | /* interrupt on transmit status */ 2989 SAR_CFG_TXUIE | /* interrupt on transmit underrun */ 2990 SAR_CFG_TXSFI | /* interrupt on TSQ almost full */ 2991 SAR_CFG_PHYIE /* enable PHY interrupts */ 2992 ; 2993 2994 #ifdef CONFIG_ATM_IDT77252_RCV_ALL 2995 /* Test RAW cell receive. */ 2996 conf |= SAR_CFG_VPECA; 2997 #endif 2998 2999 writel(readl(SAR_REG_CFG) | conf, SAR_REG_CFG); 3000 3001 if (open_card_oam(card)) { 3002 printk("%s: Error initializing OAM.\n", card->name); 3003 return -1; 3004 } 3005 3006 if (open_card_ubr0(card)) { 3007 printk("%s: Error initializing UBR0.\n", card->name); 3008 return -1; 3009 } 3010 3011 IPRINTK("%s: opened IDT77252 ABR SAR.\n", card->name); 3012 return 0; 3013 } 3014 3015 static void idt77252_dev_close(struct atm_dev *dev) 3016 { 3017 struct idt77252_dev *card = dev->dev_data; 3018 u32 conf; 3019 3020 close_card_ubr0(card); 3021 close_card_oam(card); 3022 3023 conf = SAR_CFG_RXPTH | /* enable receive path */ 3024 SAR_RX_DELAY | /* interrupt on complete PDU */ 3025 SAR_CFG_RAWIE | /* interrupt enable on raw cells */ 3026 SAR_CFG_RQFIE | /* interrupt on RSQ almost full */ 3027 SAR_CFG_TMOIE | /* interrupt on timer overflow */ 3028 SAR_CFG_FBIE | /* interrupt on low free buffers */ 3029 SAR_CFG_TXEN | /* transmit operation enable */ 3030 SAR_CFG_TXINT | /* interrupt on transmit status */ 3031 SAR_CFG_TXUIE | /* interrupt on xmit underrun */ 3032 SAR_CFG_TXSFI /* interrupt on TSQ almost full */ 3033 ; 3034 3035 writel(readl(SAR_REG_CFG) & ~(conf), SAR_REG_CFG); 3036 3037 DIPRINTK("%s: closed IDT77252 ABR SAR.\n", card->name); 3038 } 3039 3040 3041 /*****************************************************************************/ 3042 /* */ 3043 /* Initialisation and Deinitialization of IDT77252 */ 3044 /* */ 3045 /*****************************************************************************/ 3046 3047 3048 static void 3049 deinit_card(struct idt77252_dev *card) 3050 { 3051 struct sk_buff *skb; 3052 int i, j; 3053 3054 if (!test_bit(IDT77252_BIT_INIT, &card->flags)) { 3055 printk("%s: SAR not yet initialized.\n", card->name); 3056 return; 3057 } 3058 DIPRINTK("idt77252: deinitialize card %u\n", card->index); 3059 3060 writel(0, SAR_REG_CFG); 3061 3062 if (card->atmdev) 3063 atm_dev_deregister(card->atmdev); 3064 3065 for (i = 0; i < 4; i++) { 3066 for (j = 0; j < FBQ_SIZE; j++) { 3067 skb = card->sbpool[i].skb[j]; 3068 if (skb) { 3069 dma_unmap_single(&card->pcidev->dev, 3070 IDT77252_PRV_PADDR(skb), 3071 (skb_end_pointer(skb) - 3072 skb->data), 3073 DMA_FROM_DEVICE); 3074 card->sbpool[i].skb[j] = NULL; 3075 dev_kfree_skb(skb); 3076 } 3077 } 3078 } 3079 3080 vfree(card->soft_tst); 3081 3082 vfree(card->scd2vc); 3083 3084 vfree(card->vcs); 3085 3086 if (card->raw_cell_hnd) { 3087 dma_free_coherent(&card->pcidev->dev, 2 * sizeof(u32), 3088 card->raw_cell_hnd, card->raw_cell_paddr); 3089 } 3090 3091 if (card->rsq.base) { 3092 DIPRINTK("%s: Release RSQ ...\n", card->name); 3093 deinit_rsq(card); 3094 } 3095 3096 if (card->tsq.base) { 3097 DIPRINTK("%s: Release TSQ ...\n", card->name); 3098 deinit_tsq(card); 3099 } 3100 3101 DIPRINTK("idt77252: Release IRQ.\n"); 3102 free_irq(card->pcidev->irq, card); 3103 3104 for (i = 0; i < 4; i++) { 3105 if (card->fbq[i]) 3106 iounmap(card->fbq[i]); 3107 } 3108 3109 if (card->membase) 3110 iounmap(card->membase); 3111 3112 clear_bit(IDT77252_BIT_INIT, &card->flags); 3113 DIPRINTK("%s: Card deinitialized.\n", card->name); 3114 } 3115 3116 3117 static void init_sram(struct idt77252_dev *card) 3118 { 3119 int i; 3120 3121 for (i = 0; i < card->sramsize; i += 4) 3122 write_sram(card, (i >> 2), 0); 3123 3124 /* set SRAM layout for THIS card */ 3125 if (card->sramsize == (512 * 1024)) { 3126 card->tct_base = SAR_SRAM_TCT_128_BASE; 3127 card->tct_size = (SAR_SRAM_TCT_128_TOP - card->tct_base + 1) 3128 / SAR_SRAM_TCT_SIZE; 3129 card->rct_base = SAR_SRAM_RCT_128_BASE; 3130 card->rct_size = (SAR_SRAM_RCT_128_TOP - card->rct_base + 1) 3131 / SAR_SRAM_RCT_SIZE; 3132 card->rt_base = SAR_SRAM_RT_128_BASE; 3133 card->scd_base = SAR_SRAM_SCD_128_BASE; 3134 card->scd_size = (SAR_SRAM_SCD_128_TOP - card->scd_base + 1) 3135 / SAR_SRAM_SCD_SIZE; 3136 card->tst[0] = SAR_SRAM_TST1_128_BASE; 3137 card->tst[1] = SAR_SRAM_TST2_128_BASE; 3138 card->tst_size = SAR_SRAM_TST1_128_TOP - card->tst[0] + 1; 3139 card->abrst_base = SAR_SRAM_ABRSTD_128_BASE; 3140 card->abrst_size = SAR_ABRSTD_SIZE_8K; 3141 card->fifo_base = SAR_SRAM_FIFO_128_BASE; 3142 card->fifo_size = SAR_RXFD_SIZE_32K; 3143 } else { 3144 card->tct_base = SAR_SRAM_TCT_32_BASE; 3145 card->tct_size = (SAR_SRAM_TCT_32_TOP - card->tct_base + 1) 3146 / SAR_SRAM_TCT_SIZE; 3147 card->rct_base = SAR_SRAM_RCT_32_BASE; 3148 card->rct_size = (SAR_SRAM_RCT_32_TOP - card->rct_base + 1) 3149 / SAR_SRAM_RCT_SIZE; 3150 card->rt_base = SAR_SRAM_RT_32_BASE; 3151 card->scd_base = SAR_SRAM_SCD_32_BASE; 3152 card->scd_size = (SAR_SRAM_SCD_32_TOP - card->scd_base + 1) 3153 / SAR_SRAM_SCD_SIZE; 3154 card->tst[0] = SAR_SRAM_TST1_32_BASE; 3155 card->tst[1] = SAR_SRAM_TST2_32_BASE; 3156 card->tst_size = (SAR_SRAM_TST1_32_TOP - card->tst[0] + 1); 3157 card->abrst_base = SAR_SRAM_ABRSTD_32_BASE; 3158 card->abrst_size = SAR_ABRSTD_SIZE_1K; 3159 card->fifo_base = SAR_SRAM_FIFO_32_BASE; 3160 card->fifo_size = SAR_RXFD_SIZE_4K; 3161 } 3162 3163 /* Initialize TCT */ 3164 for (i = 0; i < card->tct_size; i++) { 3165 write_sram(card, i * SAR_SRAM_TCT_SIZE + 0, 0); 3166 write_sram(card, i * SAR_SRAM_TCT_SIZE + 1, 0); 3167 write_sram(card, i * SAR_SRAM_TCT_SIZE + 2, 0); 3168 write_sram(card, i * SAR_SRAM_TCT_SIZE + 3, 0); 3169 write_sram(card, i * SAR_SRAM_TCT_SIZE + 4, 0); 3170 write_sram(card, i * SAR_SRAM_TCT_SIZE + 5, 0); 3171 write_sram(card, i * SAR_SRAM_TCT_SIZE + 6, 0); 3172 write_sram(card, i * SAR_SRAM_TCT_SIZE + 7, 0); 3173 } 3174 3175 /* Initialize RCT */ 3176 for (i = 0; i < card->rct_size; i++) { 3177 write_sram(card, card->rct_base + i * SAR_SRAM_RCT_SIZE, 3178 (u32) SAR_RCTE_RAWCELLINTEN); 3179 write_sram(card, card->rct_base + i * SAR_SRAM_RCT_SIZE + 1, 3180 (u32) 0); 3181 write_sram(card, card->rct_base + i * SAR_SRAM_RCT_SIZE + 2, 3182 (u32) 0); 3183 write_sram(card, card->rct_base + i * SAR_SRAM_RCT_SIZE + 3, 3184 (u32) 0xffffffff); 3185 } 3186 3187 writel((SAR_FBQ0_LOW << 28) | (SAR_FB_SIZE_0 / 48), SAR_REG_FBQS0); 3188 writel((SAR_FBQ1_LOW << 28) | (SAR_FB_SIZE_1 / 48), SAR_REG_FBQS1); 3189 writel((SAR_FBQ2_LOW << 28) | (SAR_FB_SIZE_2 / 48), SAR_REG_FBQS2); 3190 writel((SAR_FBQ3_LOW << 28) | (SAR_FB_SIZE_3 / 48), SAR_REG_FBQS3); 3191 3192 /* Initialize rate table */ 3193 for (i = 0; i < 256; i++) { 3194 write_sram(card, card->rt_base + i, log_to_rate[i]); 3195 } 3196 3197 for (i = 0; i < 128; i++) { 3198 unsigned int tmp; 3199 3200 tmp = rate_to_log[(i << 2) + 0] << 0; 3201 tmp |= rate_to_log[(i << 2) + 1] << 8; 3202 tmp |= rate_to_log[(i << 2) + 2] << 16; 3203 tmp |= rate_to_log[(i << 2) + 3] << 24; 3204 write_sram(card, card->rt_base + 256 + i, tmp); 3205 } 3206 3207 #if 0 /* Fill RDF and AIR tables. */ 3208 for (i = 0; i < 128; i++) { 3209 unsigned int tmp; 3210 3211 tmp = RDF[0][(i << 1) + 0] << 16; 3212 tmp |= RDF[0][(i << 1) + 1] << 0; 3213 write_sram(card, card->rt_base + 512 + i, tmp); 3214 } 3215 3216 for (i = 0; i < 128; i++) { 3217 unsigned int tmp; 3218 3219 tmp = AIR[0][(i << 1) + 0] << 16; 3220 tmp |= AIR[0][(i << 1) + 1] << 0; 3221 write_sram(card, card->rt_base + 640 + i, tmp); 3222 } 3223 #endif 3224 3225 IPRINTK("%s: initialize rate table ...\n", card->name); 3226 writel(card->rt_base << 2, SAR_REG_RTBL); 3227 3228 /* Initialize TSTs */ 3229 IPRINTK("%s: initialize TST ...\n", card->name); 3230 card->tst_free = card->tst_size - 2; /* last two are jumps */ 3231 3232 for (i = card->tst[0]; i < card->tst[0] + card->tst_size - 2; i++) 3233 write_sram(card, i, TSTE_OPC_VAR); 3234 write_sram(card, i++, TSTE_OPC_JMP | (card->tst[0] << 2)); 3235 idt77252_sram_write_errors = 1; 3236 write_sram(card, i++, TSTE_OPC_JMP | (card->tst[1] << 2)); 3237 idt77252_sram_write_errors = 0; 3238 for (i = card->tst[1]; i < card->tst[1] + card->tst_size - 2; i++) 3239 write_sram(card, i, TSTE_OPC_VAR); 3240 write_sram(card, i++, TSTE_OPC_JMP | (card->tst[1] << 2)); 3241 idt77252_sram_write_errors = 1; 3242 write_sram(card, i++, TSTE_OPC_JMP | (card->tst[0] << 2)); 3243 idt77252_sram_write_errors = 0; 3244 3245 card->tst_index = 0; 3246 writel(card->tst[0] << 2, SAR_REG_TSTB); 3247 3248 /* Initialize ABRSTD and Receive FIFO */ 3249 IPRINTK("%s: initialize ABRSTD ...\n", card->name); 3250 writel(card->abrst_size | (card->abrst_base << 2), 3251 SAR_REG_ABRSTD); 3252 3253 IPRINTK("%s: initialize receive fifo ...\n", card->name); 3254 writel(card->fifo_size | (card->fifo_base << 2), 3255 SAR_REG_RXFD); 3256 3257 IPRINTK("%s: SRAM initialization complete.\n", card->name); 3258 } 3259 3260 static int init_card(struct atm_dev *dev) 3261 { 3262 struct idt77252_dev *card = dev->dev_data; 3263 struct pci_dev *pcidev = card->pcidev; 3264 unsigned long tmpl, modl; 3265 unsigned int linkrate, rsvdcr; 3266 unsigned int tst_entries; 3267 struct net_device *tmp; 3268 char tname[10]; 3269 3270 u32 size; 3271 u_char pci_byte; 3272 u32 conf; 3273 int i, k; 3274 3275 if (test_bit(IDT77252_BIT_INIT, &card->flags)) { 3276 printk("Error: SAR already initialized.\n"); 3277 return -1; 3278 } 3279 3280 /*****************************************************************/ 3281 /* P C I C O N F I G U R A T I O N */ 3282 /*****************************************************************/ 3283 3284 /* Set PCI Retry-Timeout and TRDY timeout */ 3285 IPRINTK("%s: Checking PCI retries.\n", card->name); 3286 if (pci_read_config_byte(pcidev, 0x40, &pci_byte) != 0) { 3287 printk("%s: can't read PCI retry timeout.\n", card->name); 3288 deinit_card(card); 3289 return -1; 3290 } 3291 if (pci_byte != 0) { 3292 IPRINTK("%s: PCI retry timeout: %d, set to 0.\n", 3293 card->name, pci_byte); 3294 if (pci_write_config_byte(pcidev, 0x40, 0) != 0) { 3295 printk("%s: can't set PCI retry timeout.\n", 3296 card->name); 3297 deinit_card(card); 3298 return -1; 3299 } 3300 } 3301 IPRINTK("%s: Checking PCI TRDY.\n", card->name); 3302 if (pci_read_config_byte(pcidev, 0x41, &pci_byte) != 0) { 3303 printk("%s: can't read PCI TRDY timeout.\n", card->name); 3304 deinit_card(card); 3305 return -1; 3306 } 3307 if (pci_byte != 0) { 3308 IPRINTK("%s: PCI TRDY timeout: %d, set to 0.\n", 3309 card->name, pci_byte); 3310 if (pci_write_config_byte(pcidev, 0x41, 0) != 0) { 3311 printk("%s: can't set PCI TRDY timeout.\n", card->name); 3312 deinit_card(card); 3313 return -1; 3314 } 3315 } 3316 /* Reset Timer register */ 3317 if (readl(SAR_REG_STAT) & SAR_STAT_TMROF) { 3318 printk("%s: resetting timer overflow.\n", card->name); 3319 writel(SAR_STAT_TMROF, SAR_REG_STAT); 3320 } 3321 IPRINTK("%s: Request IRQ ... ", card->name); 3322 if (request_irq(pcidev->irq, idt77252_interrupt, IRQF_SHARED, 3323 card->name, card) != 0) { 3324 printk("%s: can't allocate IRQ.\n", card->name); 3325 deinit_card(card); 3326 return -1; 3327 } 3328 IPRINTK("got %d.\n", pcidev->irq); 3329 3330 /*****************************************************************/ 3331 /* C H E C K A N D I N I T S R A M */ 3332 /*****************************************************************/ 3333 3334 IPRINTK("%s: Initializing SRAM\n", card->name); 3335 3336 /* preset size of connecton table, so that init_sram() knows about it */ 3337 conf = SAR_CFG_TX_FIFO_SIZE_9 | /* Use maximum fifo size */ 3338 SAR_CFG_RXSTQ_SIZE_8k | /* Receive Status Queue is 8k */ 3339 SAR_CFG_IDLE_CLP | /* Set CLP on idle cells */ 3340 #ifndef ATM_IDT77252_SEND_IDLE 3341 SAR_CFG_NO_IDLE | /* Do not send idle cells */ 3342 #endif 3343 0; 3344 3345 if (card->sramsize == (512 * 1024)) 3346 conf |= SAR_CFG_CNTBL_1k; 3347 else 3348 conf |= SAR_CFG_CNTBL_512; 3349 3350 switch (vpibits) { 3351 case 0: 3352 conf |= SAR_CFG_VPVCS_0; 3353 break; 3354 default: 3355 case 1: 3356 conf |= SAR_CFG_VPVCS_1; 3357 break; 3358 case 2: 3359 conf |= SAR_CFG_VPVCS_2; 3360 break; 3361 case 8: 3362 conf |= SAR_CFG_VPVCS_8; 3363 break; 3364 } 3365 3366 writel(readl(SAR_REG_CFG) | conf, SAR_REG_CFG); 3367 3368 init_sram(card); 3369 3370 /********************************************************************/ 3371 /* A L L O C R A M A N D S E T V A R I O U S T H I N G S */ 3372 /********************************************************************/ 3373 /* Initialize TSQ */ 3374 if (0 != init_tsq(card)) { 3375 deinit_card(card); 3376 return -1; 3377 } 3378 /* Initialize RSQ */ 3379 if (0 != init_rsq(card)) { 3380 deinit_card(card); 3381 return -1; 3382 } 3383 3384 card->vpibits = vpibits; 3385 if (card->sramsize == (512 * 1024)) { 3386 card->vcibits = 10 - card->vpibits; 3387 } else { 3388 card->vcibits = 9 - card->vpibits; 3389 } 3390 3391 card->vcimask = 0; 3392 for (k = 0, i = 1; k < card->vcibits; k++) { 3393 card->vcimask |= i; 3394 i <<= 1; 3395 } 3396 3397 IPRINTK("%s: Setting VPI/VCI mask to zero.\n", card->name); 3398 writel(0, SAR_REG_VPM); 3399 3400 /* Little Endian Order */ 3401 writel(0, SAR_REG_GP); 3402 3403 /* Initialize RAW Cell Handle Register */ 3404 card->raw_cell_hnd = dma_alloc_coherent(&card->pcidev->dev, 3405 2 * sizeof(u32), 3406 &card->raw_cell_paddr, 3407 GFP_KERNEL); 3408 if (!card->raw_cell_hnd) { 3409 printk("%s: memory allocation failure.\n", card->name); 3410 deinit_card(card); 3411 return -1; 3412 } 3413 writel(card->raw_cell_paddr, SAR_REG_RAWHND); 3414 IPRINTK("%s: raw cell handle is at 0x%p.\n", card->name, 3415 card->raw_cell_hnd); 3416 3417 size = sizeof(struct vc_map *) * card->tct_size; 3418 IPRINTK("%s: allocate %d byte for VC map.\n", card->name, size); 3419 card->vcs = vzalloc(size); 3420 if (!card->vcs) { 3421 printk("%s: memory allocation failure.\n", card->name); 3422 deinit_card(card); 3423 return -1; 3424 } 3425 3426 size = sizeof(struct vc_map *) * card->scd_size; 3427 IPRINTK("%s: allocate %d byte for SCD to VC mapping.\n", 3428 card->name, size); 3429 card->scd2vc = vzalloc(size); 3430 if (!card->scd2vc) { 3431 printk("%s: memory allocation failure.\n", card->name); 3432 deinit_card(card); 3433 return -1; 3434 } 3435 3436 size = sizeof(struct tst_info) * (card->tst_size - 2); 3437 IPRINTK("%s: allocate %d byte for TST to VC mapping.\n", 3438 card->name, size); 3439 card->soft_tst = vmalloc(size); 3440 if (!card->soft_tst) { 3441 printk("%s: memory allocation failure.\n", card->name); 3442 deinit_card(card); 3443 return -1; 3444 } 3445 for (i = 0; i < card->tst_size - 2; i++) { 3446 card->soft_tst[i].tste = TSTE_OPC_VAR; 3447 card->soft_tst[i].vc = NULL; 3448 } 3449 3450 if (dev->phy == NULL) { 3451 printk("%s: No LT device defined.\n", card->name); 3452 deinit_card(card); 3453 return -1; 3454 } 3455 if (dev->phy->ioctl == NULL) { 3456 printk("%s: LT had no IOCTL function defined.\n", card->name); 3457 deinit_card(card); 3458 return -1; 3459 } 3460 3461 #ifdef CONFIG_ATM_IDT77252_USE_SUNI 3462 /* 3463 * this is a jhs hack to get around special functionality in the 3464 * phy driver for the atecom hardware; the functionality doesn't 3465 * exist in the linux atm suni driver 3466 * 3467 * it isn't the right way to do things, but as the guy from NIST 3468 * said, talking about their measurement of the fine structure 3469 * constant, "it's good enough for government work." 3470 */ 3471 linkrate = 149760000; 3472 #endif 3473 3474 card->link_pcr = (linkrate / 8 / 53); 3475 printk("%s: Linkrate on ATM line : %u bit/s, %u cell/s.\n", 3476 card->name, linkrate, card->link_pcr); 3477 3478 #ifdef ATM_IDT77252_SEND_IDLE 3479 card->utopia_pcr = card->link_pcr; 3480 #else 3481 card->utopia_pcr = (160000000 / 8 / 54); 3482 #endif 3483 3484 rsvdcr = 0; 3485 if (card->utopia_pcr > card->link_pcr) 3486 rsvdcr = card->utopia_pcr - card->link_pcr; 3487 3488 tmpl = (unsigned long) rsvdcr * ((unsigned long) card->tst_size - 2); 3489 modl = tmpl % (unsigned long)card->utopia_pcr; 3490 tst_entries = (int) (tmpl / (unsigned long)card->utopia_pcr); 3491 if (modl) 3492 tst_entries++; 3493 card->tst_free -= tst_entries; 3494 fill_tst(card, NULL, tst_entries, TSTE_OPC_NULL); 3495 3496 #ifdef HAVE_EEPROM 3497 idt77252_eeprom_init(card); 3498 printk("%s: EEPROM: %02x:", card->name, 3499 idt77252_eeprom_read_status(card)); 3500 3501 for (i = 0; i < 0x80; i++) { 3502 printk(" %02x", 3503 idt77252_eeprom_read_byte(card, i) 3504 ); 3505 } 3506 printk("\n"); 3507 #endif /* HAVE_EEPROM */ 3508 3509 /* 3510 * XXX: <hack> 3511 */ 3512 sprintf(tname, "eth%d", card->index); 3513 tmp = dev_get_by_name(&init_net, tname); /* jhs: was "tmp = dev_get(tname);" */ 3514 if (tmp) { 3515 memcpy(card->atmdev->esi, tmp->dev_addr, 6); 3516 dev_put(tmp); 3517 printk("%s: ESI %pM\n", card->name, card->atmdev->esi); 3518 } 3519 /* 3520 * XXX: </hack> 3521 */ 3522 3523 /* Set Maximum Deficit Count for now. */ 3524 writel(0xffff, SAR_REG_MDFCT); 3525 3526 set_bit(IDT77252_BIT_INIT, &card->flags); 3527 3528 XPRINTK("%s: IDT77252 ABR SAR initialization complete.\n", card->name); 3529 return 0; 3530 } 3531 3532 3533 /*****************************************************************************/ 3534 /* */ 3535 /* Probing of IDT77252 ABR SAR */ 3536 /* */ 3537 /*****************************************************************************/ 3538 3539 3540 static int idt77252_preset(struct idt77252_dev *card) 3541 { 3542 u16 pci_command; 3543 3544 /*****************************************************************/ 3545 /* P C I C O N F I G U R A T I O N */ 3546 /*****************************************************************/ 3547 3548 XPRINTK("%s: Enable PCI master and memory access for SAR.\n", 3549 card->name); 3550 if (pci_read_config_word(card->pcidev, PCI_COMMAND, &pci_command)) { 3551 printk("%s: can't read PCI_COMMAND.\n", card->name); 3552 deinit_card(card); 3553 return -1; 3554 } 3555 if (!(pci_command & PCI_COMMAND_IO)) { 3556 printk("%s: PCI_COMMAND: %04x (?)\n", 3557 card->name, pci_command); 3558 deinit_card(card); 3559 return (-1); 3560 } 3561 pci_command |= (PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER); 3562 if (pci_write_config_word(card->pcidev, PCI_COMMAND, pci_command)) { 3563 printk("%s: can't write PCI_COMMAND.\n", card->name); 3564 deinit_card(card); 3565 return -1; 3566 } 3567 /*****************************************************************/ 3568 /* G E N E R I C R E S E T */ 3569 /*****************************************************************/ 3570 3571 /* Software reset */ 3572 writel(SAR_CFG_SWRST, SAR_REG_CFG); 3573 mdelay(1); 3574 writel(0, SAR_REG_CFG); 3575 3576 IPRINTK("%s: Software resetted.\n", card->name); 3577 return 0; 3578 } 3579 3580 3581 static unsigned long probe_sram(struct idt77252_dev *card) 3582 { 3583 u32 data, addr; 3584 3585 writel(0, SAR_REG_DR0); 3586 writel(SAR_CMD_WRITE_SRAM | (0 << 2), SAR_REG_CMD); 3587 3588 for (addr = 0x4000; addr < 0x80000; addr += 0x4000) { 3589 writel(ATM_POISON, SAR_REG_DR0); 3590 writel(SAR_CMD_WRITE_SRAM | (addr << 2), SAR_REG_CMD); 3591 3592 writel(SAR_CMD_READ_SRAM | (0 << 2), SAR_REG_CMD); 3593 data = readl(SAR_REG_DR0); 3594 3595 if (data != 0) 3596 break; 3597 } 3598 3599 return addr * sizeof(u32); 3600 } 3601 3602 static int idt77252_init_one(struct pci_dev *pcidev, 3603 const struct pci_device_id *id) 3604 { 3605 static struct idt77252_dev **last = &idt77252_chain; 3606 static int index = 0; 3607 3608 unsigned long membase, srambase; 3609 struct idt77252_dev *card; 3610 struct atm_dev *dev; 3611 int i, err; 3612 3613 3614 if ((err = pci_enable_device(pcidev))) { 3615 printk("idt77252: can't enable PCI device at %s\n", pci_name(pcidev)); 3616 return err; 3617 } 3618 3619 if ((err = dma_set_mask_and_coherent(&pcidev->dev, DMA_BIT_MASK(32)))) { 3620 printk("idt77252: can't enable DMA for PCI device at %s\n", pci_name(pcidev)); 3621 goto err_out_disable_pdev; 3622 } 3623 3624 card = kzalloc(sizeof(struct idt77252_dev), GFP_KERNEL); 3625 if (!card) { 3626 printk("idt77252-%d: can't allocate private data\n", index); 3627 err = -ENOMEM; 3628 goto err_out_disable_pdev; 3629 } 3630 card->revision = pcidev->revision; 3631 card->index = index; 3632 card->pcidev = pcidev; 3633 sprintf(card->name, "idt77252-%d", card->index); 3634 3635 INIT_WORK(&card->tqueue, idt77252_softint); 3636 3637 membase = pci_resource_start(pcidev, 1); 3638 srambase = pci_resource_start(pcidev, 2); 3639 3640 mutex_init(&card->mutex); 3641 spin_lock_init(&card->cmd_lock); 3642 spin_lock_init(&card->tst_lock); 3643 3644 timer_setup(&card->tst_timer, tst_timer, 0); 3645 3646 /* Do the I/O remapping... */ 3647 card->membase = ioremap(membase, 1024); 3648 if (!card->membase) { 3649 printk("%s: can't ioremap() membase\n", card->name); 3650 err = -EIO; 3651 goto err_out_free_card; 3652 } 3653 3654 if (idt77252_preset(card)) { 3655 printk("%s: preset failed\n", card->name); 3656 err = -EIO; 3657 goto err_out_iounmap; 3658 } 3659 3660 dev = atm_dev_register("idt77252", &pcidev->dev, &idt77252_ops, -1, 3661 NULL); 3662 if (!dev) { 3663 printk("%s: can't register atm device\n", card->name); 3664 err = -EIO; 3665 goto err_out_iounmap; 3666 } 3667 dev->dev_data = card; 3668 card->atmdev = dev; 3669 3670 #ifdef CONFIG_ATM_IDT77252_USE_SUNI 3671 suni_init(dev); 3672 if (!dev->phy) { 3673 printk("%s: can't init SUNI\n", card->name); 3674 err = -EIO; 3675 goto err_out_deinit_card; 3676 } 3677 #endif /* CONFIG_ATM_IDT77252_USE_SUNI */ 3678 3679 card->sramsize = probe_sram(card); 3680 3681 for (i = 0; i < 4; i++) { 3682 card->fbq[i] = ioremap(srambase | 0x200000 | (i << 18), 4); 3683 if (!card->fbq[i]) { 3684 printk("%s: can't ioremap() FBQ%d\n", card->name, i); 3685 err = -EIO; 3686 goto err_out_deinit_card; 3687 } 3688 } 3689 3690 printk("%s: ABR SAR (Rev %c): MEM %08lx SRAM %08lx [%u KB]\n", 3691 card->name, ((card->revision > 1) && (card->revision < 25)) ? 3692 'A' + card->revision - 1 : '?', membase, srambase, 3693 card->sramsize / 1024); 3694 3695 if (init_card(dev)) { 3696 printk("%s: init_card failed\n", card->name); 3697 err = -EIO; 3698 goto err_out_deinit_card; 3699 } 3700 3701 dev->ci_range.vpi_bits = card->vpibits; 3702 dev->ci_range.vci_bits = card->vcibits; 3703 dev->link_rate = card->link_pcr; 3704 3705 if (dev->phy->start) 3706 dev->phy->start(dev); 3707 3708 if (idt77252_dev_open(card)) { 3709 printk("%s: dev_open failed\n", card->name); 3710 err = -EIO; 3711 goto err_out_stop; 3712 } 3713 3714 *last = card; 3715 last = &card->next; 3716 index++; 3717 3718 return 0; 3719 3720 err_out_stop: 3721 if (dev->phy->stop) 3722 dev->phy->stop(dev); 3723 3724 err_out_deinit_card: 3725 deinit_card(card); 3726 3727 err_out_iounmap: 3728 iounmap(card->membase); 3729 3730 err_out_free_card: 3731 kfree(card); 3732 3733 err_out_disable_pdev: 3734 pci_disable_device(pcidev); 3735 return err; 3736 } 3737 3738 static const struct pci_device_id idt77252_pci_tbl[] = 3739 { 3740 { PCI_VDEVICE(IDT, PCI_DEVICE_ID_IDT_IDT77252), 0 }, 3741 { 0, } 3742 }; 3743 3744 MODULE_DEVICE_TABLE(pci, idt77252_pci_tbl); 3745 3746 static struct pci_driver idt77252_driver = { 3747 .name = "idt77252", 3748 .id_table = idt77252_pci_tbl, 3749 .probe = idt77252_init_one, 3750 }; 3751 3752 static int __init idt77252_init(void) 3753 { 3754 struct sk_buff *skb; 3755 3756 printk("%s: at %p\n", __func__, idt77252_init); 3757 BUILD_BUG_ON(sizeof(skb->cb) < sizeof(struct idt77252_skb_prv) + sizeof(struct atm_skb_data)); 3758 return pci_register_driver(&idt77252_driver); 3759 } 3760 3761 static void __exit idt77252_exit(void) 3762 { 3763 struct idt77252_dev *card; 3764 struct atm_dev *dev; 3765 3766 pci_unregister_driver(&idt77252_driver); 3767 3768 while (idt77252_chain) { 3769 card = idt77252_chain; 3770 dev = card->atmdev; 3771 idt77252_chain = card->next; 3772 timer_shutdown_sync(&card->tst_timer); 3773 3774 if (dev->phy->stop) 3775 dev->phy->stop(dev); 3776 deinit_card(card); 3777 pci_disable_device(card->pcidev); 3778 kfree(card); 3779 } 3780 3781 DIPRINTK("idt77252: finished cleanup-module().\n"); 3782 } 3783 3784 module_init(idt77252_init); 3785 module_exit(idt77252_exit); 3786 3787 MODULE_LICENSE("GPL"); 3788 3789 module_param(vpibits, uint, 0); 3790 MODULE_PARM_DESC(vpibits, "number of VPI bits supported (0, 1, or 2)"); 3791 #ifdef CONFIG_ATM_IDT77252_DEBUG 3792 module_param(debug, ulong, 0644); 3793 MODULE_PARM_DESC(debug, "debug bitmap, see drivers/atm/idt77252.h"); 3794 #endif 3795 3796 MODULE_AUTHOR("Eddie C. Dost <ecd@atecom.com>"); 3797 MODULE_DESCRIPTION("IDT77252 ABR SAR Driver"); 3798