Searched defs:Vec1 (Results 1 – 12 of 12) sorted by relevance
| /freebsd/contrib/llvm-project/clang/lib/AST/ |
| H A D | ASTStructuralEquivalence.cpp | 956 const auto *Vec1 = cast<DependentSizedExtVectorType>(T1); in IsStructurallyEquivalent() local
968 const auto *Vec1 = cast<DependentVectorType>(T1); in IsStructurallyEquivalent() local
983 const auto *Vec1 = cast<VectorType>(T1); in IsStructurallyEquivalent() local
|
| H A D | ExprConstant.cpp | 11087 const Expr *Vec1 = E->getExpr(0); in VisitShuffleVectorExpr() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | EarlyCSE.cpp | 1012 auto *Vec1 = dyn_cast<ConstantVector>(Mask1); in isNonTargetIntrinsicMatch() local
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeDAG.cpp | 1913 SDValue Vec1 = IntermedVals[0].first; in ExpandBVWithShuffles() local
2028 SDValue Vec1 = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, VT, Value1); in ExpandBUILD_VECTOR() local
|
| H A D | SelectionDAG.cpp | 12417 SDValue Vec1 = getBuildVector(VT1, dl, Scalars1); in UnrollVectorOp() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelDAGToDAGHVX.cpp | 2640 SDValue Vec1 = N->getOperand(1); selectShuffle() local
|
| H A D | HexagonISelLoweringHVX.cpp | 1881 SDValue Vec1 = DAG.getNode(ISD::SPLAT_VECTOR, dl, ResTy, LowerHvxCttz() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Bitcode/Reader/ |
| H A D | BitcodeReader.cpp | 5393 Value *Vec1, *Vec2, *Mask; in parseFunctionBody() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIISelLowering.cpp | 7426 SDValue Vec1 = SVN->getOperand(VecIdx1); in lowerVECTOR_SHUFFLE() local
14461 SDValue Vec1 = Op1.getOperand(0); in performFMACombine() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/ |
| H A D | SLPVectorizer.cpp | 565 Value *Vec1 = nullptr; in isFixedVectorShuffle() local
12576 Value *Vec1 = nullptr; in processBuildVector() local
[all...] |
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 14572 SDValue Vec1 = Op.getOperand(1); in LowerINSERT_SUBVECTOR() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 49281 SDValue Vec1 = N1.getOperand(0); in combineBitOpWithMOVMSK() local
|