| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | RegUsageInfoPropagate.cpp | 53 static void setRegMask(MachineInstr &MI, ArrayRef<uint32_t> RegMask) { in setRegMask()
151 const ArrayRef<uint32_t> RegMask = PRUI->getRegUsageInfo(F); in run() local
|
| H A D | LiveRegUnits.cpp | 22 void LiveRegUnits::removeRegsNotPreserved(const uint32_t *RegMask) { in removeRegsNotPreserved()
33 void LiveRegUnits::addRegsInMask(const uint32_t *RegMask) { in addRegsInMask()
|
| H A D | RegisterUsageInfo.cpp | 60 const Function &FP, ArrayRef<uint32_t> RegMask) { in storeUpdateRegUsageInfo()
|
| H A D | MachineStableHash.cpp | 139 const uint32_t *RegMask = MO.getRegMask(); in stableHashValue() local
|
| H A D | RegUsageInfoCollector.cpp | 147 std::vector<uint32_t> RegMask; in run() local
|
| H A D | MachineOperand.cpp | 366 const uint32_t *RegMask = getRegMask(); in isIdenticalTo() local
437 const uint32_t *RegMask = MO.getRegMask(); in hash_value() local
974 const uint32_t *RegMask = getRegLiveOut(); in print() local
|
| H A D | MachineCopyPropagation.cpp | 130 const uint32_t *RegMask = RegMaskOp.getRegMask(); in getPreservedRegUnits() local
950 const MachineOperand *RegMask = nullptr; in ForwardCopyPropagateBlock() local
|
| H A D | MIRPrinter.cpp | 244 static void printCustomRegMask(const uint32_t *RegMask, raw_ostream &OS, in printCustomRegMask()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64CollectLOH.cpp | 493 static void handleRegMaskClobber(const uint32_t *RegMask, MCPhysReg Reg, in handleRegMaskClobber()
506 const uint32_t *RegMask = MO.getRegMask(); in handleNormalInst() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/BPF/ |
| H A D | BPFISelLowering.cpp | 421 static void resetRegMaskBit(const TargetRegisterInfo *TRI, uint32_t *RegMask, in resetRegMaskBit()
430 uint32_t *RegMask = MF.allocateRegMask(); in regMaskFromTemplate() local
553 uint32_t *RegMask = regMaskFromTemplate( in LowerCall() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/M68k/ |
| H A D | M68kRegisterInfo.cpp | 153 const uint32_t *RegMask = getCallPreservedMask(MF, CC); in getReservedRegs() local
|
| H A D | M68kFrameLowering.cpp | 180 [Reg](MachineBasicBlock::RegisterMaskPair RegMask) { in isRegLiveIn()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | MachineOperand.h | 174 const uint32_t *RegMask; // For MO_RegisterMask and MO_RegisterLiveOut. member
646 static bool clobbersPhysReg(const uint32_t *RegMask, MCRegister PhysReg) { in clobbersPhysReg()
|
| H A D | MachineRegisterInfo.h | 910 void addPhysRegsUsedFromRegMask(const uint32_t *RegMask) { in addPhysRegsUsedFromRegMask()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/M68k/AsmParser/ |
| H A D | M68kAsmParser.cpp | 84 RegMask, enumerator
112 uint16_t RegMask; member
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVTargetTransformInfo.cpp | 449 [&](ArrayRef<int> RegMask, unsigned SrcReg, unsigned DestReg) { in costShuffleViaSplitting()
460 [&](ArrayRef<int> RegMask, unsigned Idx1, unsigned Idx2, bool NewReg) { in costShuffleViaSplitting()
525 [&](ArrayRef<int> RegMask, unsigned SrcReg, unsigned DestReg) { in costShuffleViaVRegSplitting()
535 [&](ArrayRef<int> RegMask, unsigned Idx1, unsigned Idx2, bool NewReg) { in costShuffleViaVRegSplitting()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZElimCompare.cpp | 635 const uint32_t *RegMask; in fuseCompareOperations() local
|
| H A D | SystemZInstrInfo.cpp | 852 const uint32_t *RegMask = MI.getOperand(1).getRegMask(); in PredicateInstruction() local
866 const uint32_t *RegMask = MI.getOperand(1).getRegMask(); in PredicateInstruction() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SILowerSGPRSpills.cpp | 347 BitVector &RegMask) { in determineRegsForWWMAllocation()
|
| H A D | GCNRegPressure.cpp | 855 LaneBitmask RegMask = MRI.getMaxLaneMaskForVReg(Reg); in getRegLiveThroughMask() local
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | ScheduleDAGRRList.cpp | 1321 static void CheckForLiveRegDefMasked(SUnit *SU, const uint32_t *RegMask, in CheckForLiveRegDefMasked()
1417 if (const uint32_t *RegMask = getNodeRegMask(Node)) in DelayForLiveRegsBottomUp() local
2862 const uint32_t *RegMask = getNodeRegMask(SU->getNode()); in canClobberReachingPhysRegUse() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ExpandPseudo.cpp | 236 const uint32_t *RegMask = in expandCALL_RVMARKER() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/ |
| H A D | AArch64MCCodeEmitter.cpp | 639 unsigned RegMask = MI.getOperand(OpIdx).getImm(); in EncodeMatrixTileListRegisterClass() local
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/MIRParser/ |
| H A D | MIRParser.cpp | 814 if (auto *RegMask = TRI->getCustomEHPadPreservedMask(MF)) in setupRegisterInfo() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/AsmParser/ |
| H A D | AArch64AsmParser.cpp | 423 unsigned RegMask = 0; member
1935 unsigned RegMask = getMatrixTileListRegMask(); in addMatrixTileListOperands() local
2371 CreateMatrixTileList(unsigned RegMask, SMLoc S, SMLoc E, MCContext &Ctx) { in CreateMatrixTileList()
2664 unsigned RegMask = getMatrixTileListRegMask(); in print() local
4591 unsigned RegMask = 0; in tryParseMatrixTileList() local
|