Home
last modified time | relevance | path

Searched defs:MCRegister (Results 1 – 10 of 10) sorted by relevance

/freebsd/contrib/llvm-project/llvm/include/llvm/MC/MCParser/
H A DMCParsedAsmOperand.h20 class MCRegister; variable
/freebsd/contrib/llvm-project/llvm/lib/Target/Xtensa/MCTargetDesc/
H A DXtensaMCTargetDesc.h29 class MCRegister; variable
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DRegister.h97 constexpr operator MCRegister() const { return MCRegister(Reg); } in MCRegister() function
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/
H A DX86MCTargetDesc.h32 class MCRegister; variable
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DMachineCSE.cpp286 SmallSet<MCRegister, 8> &PhysRefs, in hasLivePhysRegDefUses()
335 const SmallSet<MCRegister, 8> &PhysRefs, in PhysRegDefsReach()
801 SmallSet<MCRegister, 8> &PhysRefs) { in isPRECandidate()
H A DAggressiveAntiDepBreaker.cpp80 std::multimap<MCRegister, AggressiveAntiDepState::RegisterReference> in GetGroupRegs()
541 RenameOrderType &RenameOrder, std::map<MCRegister, MCRegister> &RenameMap) { in FindSuitableFreeRegisters()
H A DIfConversion.cpp2113 SmallSet<MCRegister, 4> &LaterRedefs) { in MaySpeculate()
2135 SmallSet<MCRegister, 4> *LaterRedefs) { in PredicateBlock()
/freebsd/contrib/llvm-project/llvm/include/llvm/MC/
H A DMCInstPrinter.h25 class MCRegister; variable
H A DMCStreamer.h50 class MCRegister; variable
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUCallLowering.cpp754SmallVectorImpl<std::pair<MCRegister, Register>> &ArgRegs, in passSpecialInputs()
1162 ArrayRef<std::pair<MCRegister, Register>> ImplicitArgRegs) const { in handleImplicitCallArguments()