Home
last modified time | relevance | path

Searched defs:LoHalf (Results 1 – 6 of 6) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.h455 SDValue LoHalf(SDValue V, SelectionDAG &DAG) const { in LoHalf() function
H A DHexagonISelDAGToDAGHVX.cpp652 LoHalf = 0x20000000, enumerator
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.cpp7804 MachineInstr &LoHalf = *BuildMI(MBB, MII, DL, InstDesc, DestSub0).add(SrcReg0Sub0); in splitScalar64BitUnaryOp() local
7907 MachineInstr *LoHalf = in splitScalarSMulU64() local
7986 MachineInstr *LoHalf = in splitScalarSMulPseudo() local
8050 MachineInstr &LoHalf = *BuildMI(MBB, MII, DL, InstDesc, DestSub0) in splitScalar64BitBinaryOp() local
H A DSILoadStoreOptimizer.cpp1961 MachineInstr *LoHalf = in computeBase() local
H A DSIISelLowering.cpp5095 MachineInstr *LoHalf = BuildMI(*BB, MI, DL, TII->get(LoOpc), DestSub0) in EmitInstrWithCustomInserter() local
7214 SDValue LoHalf = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, SL, MVT::i32, BCVec, in lowerINSERT_VECTOR_ELT() local
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsISelLowering.cpp4873 Register LoHalf = MRI.createVirtualRegister(&Mips::GPR32RegClass); in emitLDR_D() local