1 /* SPDX-License-Identifier: GPL-2.0 */
2 #ifndef __ASM_ARM_CP15_H
3 #define __ASM_ARM_CP15_H
4
5 #include <asm/barrier.h>
6
7 /*
8 * CR1 bits (CP#15 CR1)
9 */
10 #define CR_M (1 << 0) /* MMU enable */
11 #define CR_A (1 << 1) /* Alignment abort enable */
12 #define CR_C (1 << 2) /* Dcache enable */
13 #define CR_W (1 << 3) /* Write buffer enable */
14 #define CR_P (1 << 4) /* 32-bit exception handler */
15 #define CR_D (1 << 5) /* 32-bit data address range */
16 #define CR_L (1 << 6) /* Implementation defined */
17 #define CR_B (1 << 7) /* Big endian */
18 #define CR_S (1 << 8) /* System MMU protection */
19 #define CR_R (1 << 9) /* ROM MMU protection */
20 #define CR_F (1 << 10) /* Implementation defined */
21 #define CR_Z (1 << 11) /* Implementation defined */
22 #define CR_I (1 << 12) /* Icache enable */
23 #define CR_V (1 << 13) /* Vectors relocated to 0xffff0000 */
24 #define CR_RR (1 << 14) /* Round Robin cache replacement */
25 #define CR_L4 (1 << 15) /* LDR pc can set T bit */
26 #define CR_DT (1 << 16)
27 #ifdef CONFIG_MMU
28 #define CR_HA (1 << 17) /* Hardware management of Access Flag */
29 #else
30 #define CR_BR (1 << 17) /* MPU Background region enable (PMSA) */
31 #endif
32 #define CR_IT (1 << 18)
33 #define CR_ST (1 << 19)
34 #define CR_FI (1 << 21) /* Fast interrupt (lower latency mode) */
35 #define CR_U (1 << 22) /* Unaligned access operation */
36 #define CR_XP (1 << 23) /* Extended page tables */
37 #define CR_VE (1 << 24) /* Vectored interrupts */
38 #define CR_EE (1 << 25) /* Exception (Big) Endian */
39 #define CR_TRE (1 << 28) /* TEX remap enable */
40 #define CR_AFE (1 << 29) /* Access flag enable */
41 #define CR_TE (1 << 30) /* Thumb exception enable */
42
43 #ifndef __ASSEMBLY__
44
45 #if __LINUX_ARM_ARCH__ >= 4
46 #define vectors_high() (get_cr() & CR_V)
47 #else
48 #define vectors_high() (0)
49 #endif
50
51 #ifdef CONFIG_CPU_CP15
52
53 #include <asm/vdso/cp15.h>
54
55 extern unsigned long cr_alignment; /* defined in entry-armv.S */
56
get_cr(void)57 static inline unsigned long get_cr(void)
58 {
59 unsigned long val;
60 asm("mrc p15, 0, %0, c1, c0, 0 @ get CR" : "=r" (val) : : "cc");
61 return val;
62 }
63
set_cr(unsigned long val)64 static inline void set_cr(unsigned long val)
65 {
66 asm volatile("mcr p15, 0, %0, c1, c0, 0 @ set CR"
67 : : "r" (val) : "cc");
68 isb();
69 }
70
get_auxcr(void)71 static inline unsigned int get_auxcr(void)
72 {
73 unsigned int val;
74 asm("mrc p15, 0, %0, c1, c0, 1 @ get AUXCR" : "=r" (val));
75 return val;
76 }
77
set_auxcr(unsigned int val)78 static inline void set_auxcr(unsigned int val)
79 {
80 asm volatile("mcr p15, 0, %0, c1, c0, 1 @ set AUXCR"
81 : : "r" (val));
82 isb();
83 }
84
85 #define CPACC_FULL(n) (3 << (n * 2))
86 #define CPACC_SVC(n) (1 << (n * 2))
87 #define CPACC_DISABLE(n) (0 << (n * 2))
88
get_copro_access(void)89 static inline unsigned int get_copro_access(void)
90 {
91 unsigned int val;
92 asm("mrc p15, 0, %0, c1, c0, 2 @ get copro access"
93 : "=r" (val) : : "cc");
94 return val;
95 }
96
set_copro_access(unsigned int val)97 static inline void set_copro_access(unsigned int val)
98 {
99 asm volatile("mcr p15, 0, %0, c1, c0, 2 @ set copro access"
100 : : "r" (val) : "cc");
101 isb();
102 }
103
104 #else /* ifdef CONFIG_CPU_CP15 */
105
106 /*
107 * cr_alignment is tightly coupled to cp15 (at least in the minds of the
108 * developers). Yielding 0 for machines without a cp15 (and making it
109 * read-only) is fine for most cases and saves quite some #ifdeffery.
110 */
111 #define cr_alignment UL(0)
112
get_cr(void)113 static inline unsigned long get_cr(void)
114 {
115 return 0;
116 }
117
118 #endif /* ifdef CONFIG_CPU_CP15 / else */
119
120 #endif /* ifndef __ASSEMBLY__ */
121
122 #endif
123