| /freebsd/lib/libvgl/ |
| H A D | mouse.c | 252 VGLMouseSetImage(VGLBitmap *AndMask, VGLBitmap *OrMask) in VGLMouseSetImage()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchISelDAGToDAG.cpp | 277 const APInt &AndMask = N->getConstantOperandAPInt(1); in selectShiftMask() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/ |
| H A D | AMDGPUInstPrinter.cpp | 1472 static void printSwizzleBitmask(const uint16_t AndMask, in printSwizzleBitmask()
1542 uint16_t AndMask = (Imm >> BITMASK_AND_SHIFT) & BITMASK_MASK; in printSwizzle() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/GISel/ |
| H A D | RISCVInstructionSelector.cpp | 285 APInt AndMask; in selectShiftMask() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineSelect.cpp | 124 Value *FalseVal, Value *V, const APInt &AndMask, in foldSelectICmpAnd()
775 const APInt &AndMask, bool CreateAnd, in foldSelectICmpAndBinOp()
3861 APInt AndMask; in foldSelectBitTest() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/AggressiveInstCombine/ |
| H A D | AggressiveInstCombine.cpp | 331 const APInt *AndMask; in tryToRecognizePopCount() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Instrumentation/ |
| H A D | DataFlowSanitizer.cpp | 282 uint64_t AndMask; member
1901 uint64_t AndMask = MapParams->AndMask; in getShadowOffset() local
|
| H A D | MemorySanitizer.cpp | 421 uint64_t AndMask; member
1789 if (uint64_t AndMask = MS.MapParams->AndMask) in getShadowPtrOffset() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 755 APInt AndMask = RHSC->getAPIntValue(); in SelectShiftedRegisterFromAnd() local
843 uint64_t AndMask = CSD->getZExtValue(); in getExtendTypeForNode() local
2686 uint64_t AndMask = 0; in isSeveralBitsExtractOpFromShr() local
|
| H A D | AArch64FrameLowering.cpp | 827 const uint64_t AndMask = ~(MaxAlign - 1); in allocateStackSpace() local
2320 uint64_t AndMask = ~(MFI.getMaxAlign().value() - 1); in emitPrologue() local
|
| H A D | AArch64ISelLowering.cpp | 21050 uint64_t AndMask = CSD->getZExtValue(); in isExtendOrShiftOperand() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelDAGToDAG.cpp | 760 uint64_t AndMask = MaskNode->getZExtValue(); in detectOrAndInsertion() local
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | TargetLowering.h | 926 const std::optional<APInt> &AndMask) const { in preferedOpcodeForCmpEqPiecesOfOperand()
3482 const APInt &AndMask) const { in shouldFoldSelectWithSingleBitTest()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelDAGToDAG.cpp | 3111 const APInt &AndMask = ShAmt.getConstantOperandAPInt(1); in selectShiftMask() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/ |
| H A D | AMDGPUAsmParser.cpp | 8342 encodeBitmaskPerm(const unsigned AndMask, in encodeBitmaskPerm()
8491 unsigned AndMask = 0; in parseSwizzleBitmaskPerm() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Utils/ |
| H A D | Local.cpp | 3951 const APInt &AndMask = *C; in collectBitParts() local
|
| H A D | SimplifyCFG.cpp | 6240 APInt AndMask = APInt::getAllOnes(MinCaseVal->getBitWidth()); in foldSwitchToSelect() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.cpp | 911 SDValue AndMask = FirstOperand.getOpcode() == ISD::AND in performORCombine() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64InstructionSelector.cpp | 7810 uint64_t AndMask = *MaybeAndMask; in getExtendTypeForInst() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPULegalizerInfo.cpp | 5683 auto AndMask = B.buildConstant(S32, 0x0000ffff); in legalizePointerAsRsrcIntrin() local
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 3961 APInt AndMask; in foldSubCtlzNot() local
27139 SmallVector<SDValue, 16> AndMask(NumElts, DAG.getUNDEF(IntSVT)); in visitVECTOR_SHUFFLE() local
28824 const APInt &AndMask = ConstAndRHS->getAPIntValue(); in SimplifySelectCC() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 17822 uint32_t AndMask = static_cast<uint32_t>(AndMaskNode->getZExtValue()); in PerformShiftCombine() local
|