Lines Matching +full:1 +full:- +full:5
4 "Counter": "0,1,2,3,4,5",
5 "CounterMask": "1",
13 "Counter": "0,1,2,3,4,5",
21 "Counter": "0,1,2,3,4,5",
29 "Counter": "0,1,2,3,4,5",
30 "CounterMask": "1",
38 "Counter": "0,1,2,3,4,5",
46 "Counter": "0,1,2,3,4,5",
54 "Counter": "0,1,2,3,4,5",
62 "Counter": "0,1,2,3,4,5",
63 "Deprecated": "1",
71 "Counter": "0,1,2,3,4,5",
79 "Counter": "0,1,2,3,4,5",
87 "Counter": "0,1,2,3,4,5",
95 "Counter": "0,1,2,3,4,5",
103 "Counter": "0,1,2,3,4,5",
111 "Counter": "0,1,2,3,4,5",
112 "Deprecated": "1",
120 "Counter": "0,1,2,3,4,5",
121 "Deprecated": "1",
129 "Counter": "0,1,2,3,4,5",
137 "Counter": "0,1,2,3,4,5",
145 "Counter": "0,1,2,3,4,5",
153 "Counter": "0,1,2,3,4,5",
154 "Deprecated": "1",
162 "Counter": "0,1,2,3,4,5",
170 "Counter": "0,1,2,3,4,5",
171 "Deprecated": "1",
179 "Counter": "0,1,2,3,4,5",
180 "Deprecated": "1",
188 "Counter": "0,1,2,3,4,5",
191 …-speculative execution path is known. The branch prediction unit (BPU) predicts the target address…
196 "Counter": "0,1,2,3,4,5",
204 "Counter": "0,1,2,3,4,5",
212 "Counter": "0,1,2,3,4,5",
220 "Counter": "0,1,2,3,4,5",
228 "Counter": "0,1,2,3,4,5",
229 "Deprecated": "1",
237 "Counter": "0,1,2,3,4,5",
238 "Deprecated": "1",
246 "Counter": "0,1,2,3,4,5",
254 "Counter": "0,1,2,3,4,5",
255 "Deprecated": "1",
263 "Counter": "0,1,2,3,4,5",
271 "Counter": "0,1,2,3,4,5",
272 "Deprecated": "1",
280 "Counter": "Fixed counter 1",
282 …eason this event may have a changing ratio with regards to time. This event uses fixed counter 1.",
288 "Counter": "0,1,2,3,4,5",
296 "Counter": "0,1,2,3,4,5",
297 "Deprecated": "1",
313 "Counter": "0,1,2,3,4,5",
322 "Counter": "Fixed counter 1",
324 …ason this event may have a changing ratio with regards to time. This event uses fixed counter 1.",
330 "Counter": "0,1,2,3,4,5",
346 "Counter": "0,1,2,3,4,5",
354 "Counter": "0,1,2,3,4,5",
355 "Deprecated": "1",
363 "Counter": "0,1,2,3,4,5",
371 "Counter": "0,1,2,3,4,5",
379 "Counter": "0,1,2,3,4,5",
387 "Counter": "0,1,2,3,4,5",
394 …ounts the number of machine clears due to a page fault. Counts both I-Side and D-Side (Loads/Stor…
395 "Counter": "0,1,2,3,4,5",
403 "Counter": "0,1,2,3,4,5",
404 "Deprecated": "1",
411 …f machine clears due to program modifying data (self modifying code) within 1K of a recently fetch…
412 "Counter": "0,1,2,3,4,5",
420 "Counter": "0,1,2,3,4,5",
428 …ruction putting the CPU into the C0.1 activity state. For Tremont, UMWAIT and TPAUSE will only put…
429 "Counter": "0,1,2,3,4,5",
436 …ue slots not consumed by the backend due to a micro-sequencer (MS) scoreboard, which stalls the fr…
437 "Counter": "0,1,2,3,4,5",
440 …ue slots not consumed by the backend due to a micro-sequencer (MS) scoreboard, which stalls the fr…
446 "Counter": "0,1,2,3,4,5",
454 "Counter": "0,1,2,3,4,5",
462 "Counter": "0,1,2,3,4,5",
470 "Counter": "0,1,2,3,4,5",
478 "Counter": "0,1,2,3,4,5",
486 "Counter": "0,1,2,3,4,5",
493 "Counter": "0,1,2,3,4,5",
501 "Counter": "0,1,2,3,4,5",
509 "Counter": "0,1,2,3,4,5",
517 "Counter": "0,1,2,3,4,5",
525 "Counter": "0,1,2,3,4,5",
533 "Counter": "0,1,2,3,4,5",
541 "Counter": "0,1,2,3,4,5",
548 "Counter": "0,1,2,3,4,5",
557 "Counter": "0,1,2,3,4,5",
566 "Counter": "0,1,2,3,4,5",
574 "Counter": "0,1,2,3,4,5",
582 "Counter": "0,1,2,3,4,5",
590 "Counter": "0,1,2,3,4,5",
598 "Counter": "0,1,2,3,4,5",
607 "Counter": "0,1,2,3,4,5",
615 "Counter": "0,1,2,3,4,5",
623 "Counter": "0,1,2,3,4,5",
630 "Counter": "0,1,2,3,4,5",
633 …he number of uops issued by the front end every cycle. When 4-uops are requested and only 2-uops a…
638 "Counter": "0,1,2,3,4,5",
645 "Counter": "0,1,2,3,4,5",
652 …tion": "Counts the number of uops that are from complex flows issued by the micro-sequencer (MS).",
653 "Counter": "0,1,2,3,4,5",
662 "Counter": "0,1,2,3,4,5",