Lines Matching +full:ast2500 +full:- +full:scu
1 /* SPDX-License-Identifier: GPL-2.0-or-later */
21 * read-only).
23 * SoC Multi-function Pin Expression Examples
24 * ------------------------------------------
26 * Here are some sample mux configurations from the AST2400 and AST2500
34 * -----+---------+-----------+-----------------------------+-----------+---------------+----------
36 * -----+---------+-----------+-----------------------------+-----------+---------------+----------
38 * C5 is a multi-signal pin (high and low priority signals). Here we touch
41 * -----+---------+-----------+-----------------------------+-----------+---------------+----------
43 * -----+---------+-----------+-----------------------------+-----------+---------------+----------
45 * E19 is a single-signal pin with two functions that influence the active
46 * signal. In this case both bits have the same meaning - enable a dedicated
48 * OR-relationship have the same meaning.
50 * -----+---------+-----------+-----------------------------+-----------+---------------+----------
52 * -----+---------+-----------+-----------------------------+-----------+---------------+----------
54 * For example, pin B19 has a low-priority signal that's enabled by two
61 …* -----+---------+-----------+-----------------------------------------+-----------+--------------…
63 …* -----+---------+-----------+-----------------------------------------+-----------+--------------…
72 …* -----+---------+-----------+-----------------------------------------+-----------+--------------…
74 …* -----+---------+-----------+-----------------------------------------+-----------+--------------…
79 * Pin T5 is a multi-signal pin with a more complex configuration:
82 * -----+---------+-----------+------------------------------+-----------+---------------+----------
84 * -----+---------+-----------+------------------------------+-----------+---------------+----------
94 * Re-writing:
96 * -----+---------+-----------+------------------------------+-----------+---------------+----------
100 * -----+---------+-----------+------------------------------+-----------+---------------+----------
106 * Other video-input-related pins require an explicit state in SCU90[5:4], e.g.
109 * -----+---------+-----------+------------------------------+-----------+---------------+----------
112 * -----+---------+-----------+------------------------------+-----------+---------------+----------
119 * signals are required. However, this isn't done consistently - UART1 is
120 * enabled on a per-pin basis, and by contrast, all signals for UART6 are
134 …* -----+------------+-----------+---------------------------+-----------+---------------+---------…
137 …* -----+------------+-----------+---------------------------+-----------+---------------+---------…
139 * A12 demonstrates that the "Other" signal isn't always GPIO - in this case
140 * GPIOT0 is a high-priority signal and RGMII1TXCK is Other. Thus, GPIO
144 * pins in the function's group to disable the higher-priority signals such
147 * Finally, three priority levels aren't always enough; the AST2500 brings with
184 * * GPIO is configured per-pin
214 * --------------
227 * --------------
238 * 1. Use a data-driven solution rather than embedding state into code
254 * Here's a complete, concrete "pre-processed" example of the table structures
457 * associated expression. For pin-specific GPIO, the function
491 * Short-hand macro for describing an SCU descriptor enabled by the state of
504 * A further short-hand macro expanding to an SCU descriptor enabled by a set
565 * For example, the 16-bit ROM bus can be enabled by one of two possible signal
591 * to exist for a signal without intrusive side-effects on defining the list of
600 * A short-hand macro for declaring a function expression and an expression
699 * Declare a two-signal pin
818 return ctx->ops->set(ctx, expr, enabled); in aspeed_sig_expr_set()