Lines Matching +full:pre +full:- +full:blending
6 * Description header file of general definitions for OS and pre-OS video drivers
31 * If a change in VBIOS/Driver/Tool's interface is only needed for pre-SoC15 products, then the chan…
32 * If a change is needed for both pre and post SoC15 products, then the change has to be made separa…
115 ATOM_SCALER_DISABLE =0, /*scaler bypass mode, auto-center & no replication*/
116 ATOM_SCALER_CENTER =1, //For Fudo, it's bypass and auto-center & auto replication
117 ATOM_SCALER_EXPANSION =2, /*scaler expansion by 2 tap alpha blending mode*/
202 #define BIOS_VERSION_PREFIX "ATOMBIOSBK-AMD"
245 …tom_string_def atom_bios_string; //Signature to distinguish between Atombios and non-atombios,
604 uint32_t maco_pwrlimit_mw; // bomaco mode power limit in unit of m-watt
605 uint32_t usb_pwrlimit_mw; // power limit when USB is enable in unit of m-watt
636 uint32_t maco_pwrlimit_mw; // bomaco mode power limit in unit of m-watt
637 uint32_t usb_pwrlimit_mw; // power limit when USB is enable in unit of m-watt
688 eDP_TO_LVDS_RX_DISABLE = 0x00, // no eDP->LVDS translator chip
689 …eDP_TO_LVDS_COMMON_ID = 0x01, // common eDP->LVDS translator chip without A…
715 /* gpio_id pre-define id for multiple usage */
726 …/* ucGPIO=DRAM_SELF_REFRESH_GPIO_PIND uses for memory self refresh (ucGPIO=0, DRAM self-refresh; …
728 /* Thermal interrupt output->system thermal chip GPIO pin */
736 … included in the structure is calcualted by using the (whole structure size - the header size)/siz…
742 * VBIOS/PRE-OS always reserve a FB region at the top of frame buffer. driver should not write
745 * if (pre-NV1X) atom data table firmwareInfoTable version < 3.3:
749 * update start_address_in_kb = total_mem_size_in_kb - used_by_firmware_in_kb;
753 * driver reservation start address = (start_address_in_kb - used_by_driver_in_kb)
756 * used_by_firmware_in_kb = total reserved size for pf-vf info exchange and
761 * driver reservation start address = (total_mem_size_in_kb - used_by_driver_in_kb)
767 * start_address_in_kb = total_mem_size_in_kb - used_by_firmware_in_kb;
772 * driver reservation start address = start_address_in_kb - used_by_driver_in_kb
775 * allocate it reservation any place as long as it does overlap pre-OS FW reservation area
868 ATOM_ENCODER_CAP_RECORD_USB_C_TYPE =0x100, // the DP connector is a USB-C type.
879 …ATOM_CONNECTOR_CAP_INTERNAL_DISPLAY = 0x01, //a cap bit to indicate that this non-e…
893 uint8_t gpio_pinstate; // Pin state showing how to set-up the pin
1041 … in the structure is calculated by using the (whole structure size - the header size- number_of_pa…
1050 // (whole structure size - the header size- number_of_path)/size of atom_display_object_path
1191 …uint32_t max_mclk_chg_lat; // Worst case blackout duration for a memory clock frequency (p-state)…
1262 …// Worst case blackout duration for a memory clock frequency (p-state) change, units of 100s of ns…
1308 EXT_DISPLAY_PATH_CAPS__HDMI20_PARADE_PS175 = (0x03 << 2) //Parade DP->HDMI recoverter chip
1732 //memorytype DMI Type 17 offset 12h - Memory Type
1753 Ddr2FbdimmMemType, ///< Assign 20 to DDR2 FB-DIMM
2785 uint8_t LedPin3; // GPIO number for LedPin[3] - PCIE GEN Speed
2786 uint8_t LedPin4; // GPIO number for LedPin[4] - PMFW Error Status
2824 …uint8_t FchUsbPdSlaveAddr; //For requesting USB PD controller S-states via FCH I2C when enter…
3543 …VOLTAGE_OBJ_GPIO_LUT = 0, //VOLTAGE and GPIO Lookup table ->atom_gpio_voltage…
3544 …VOLTAGE_OBJ_VR_I2C_INIT_SEQ = 3, //VOLTAGE REGULATOR INIT sequece through I2C -> ato…
3545 …VOLTAGE_OBJ_PHASE_LUT = 4, //Set Vregulator Phase lookup table ->atom_gpio_vol…
3546 …VOLTAGE_OBJ_SVID2 = 7, //Indicate voltage control by SVID2 ->atom_svid2_vo…
3558 uint8_t i2c_flag; // Bit0: 0 - One byte data; 1 - Two byte data
4061 …PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_DIS = 0x00, //00 - DCCG_DEEP_COLOR_DTO_DISABLE: Disab…
4062 …PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_5_4 = 0x01, //01 - DCCG_DEEP_COLOR_DTO_5_4_RATIO: Set…
4063 …PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_3_2 = 0x02, //02 - DCCG_DEEP_COLOR_DTO_3_2_RATIO: Set…
4064 …PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_2_1 = 0x03, //03 - DCCG_DEEP_COLOR_DTO_2_1_RATIO: Set…
4105 …DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_DIS = 0x00, //00 - DCCG_DEEP_COLOR_DTO_DISABLE: Disab…
4106 …DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_5_4 = 0x01, //01 - DCCG_DEEP_COLOR_DTO_5_4_RATIO: Set…
4107 …DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_3_2 = 0x02, //02 - DCCG_DEEP_COLOR_DTO_3_2_RATIO: Set…
4108 …DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_2_1 = 0x03, //03 - DCCG_DEEP_COLOR_DTO_2_1_RATIO: Set…
4314 uint8_t digfe_sel; // DIG stream( front-end ) selection, bit0 means DIG0 FE is enable,
4354 …uint8_t dplaneset; // DP voltage swing and pre-emphasis value defined in DPCD DP_LANE_SET, "D…
4359 uint8_t digfe_sel; // DIG stream( front-end ) selection, bit0 means DIG0 FE is enable,