Lines Matching +full:0 +full:x118
13 #define PCIECR 0xFE000008
14 #define PCIECR_ENBL 0x01
17 #define SH7780_PCI_CONFIG_BASE 0xFD000000 /* Config space base addr */
18 #define SH7780_PCI_CONFIG_SIZE 0x01000000 /* Config space size */
20 #define SH7780_PCIREG_BASE 0xFE040000 /* PCI regs base address */
23 #define SH7780_PCIIR 0x114 /* PCI Interrupt Register */
24 #define SH7780_PCIIMR 0x118 /* PCI Interrupt Mask Register */
25 #define SH7780_PCIAIR 0x11C /* Error Address Register */
26 #define SH7780_PCICIR 0x120 /* Error Command/Data Register */
27 #define SH7780_PCIAINT 0x130 /* Arbiter Interrupt Register */
28 #define SH7780_PCIAINTM 0x134 /* Arbiter Int. Mask Register */
29 #define SH7780_PCIBMIR 0x138 /* Error Bus Master Register */
30 #define SH7780_PCIPAR 0x1C0 /* PIO Address Register */
31 #define SH7780_PCIPINT 0x1CC /* Power Mgmnt Int. Register */
32 #define SH7780_PCIPINTM 0x1D0 /* Power Mgmnt Mask Register */
34 #define SH7780_PCIMBR(x) (0x1E0 + ((x) * 8))
35 #define SH7780_PCIMBMR(x) (0x1E4 + ((x) * 8))
36 #define SH7780_PCIIOBR 0x1F8
37 #define SH7780_PCIIOBMR 0x1FC
38 #define SH7780_PCICSCR0 0x210 /* Cache Snoop1 Cnt. Register */
39 #define SH7780_PCICSCR1 0x214 /* Cache Snoop2 Cnt. Register */
40 #define SH7780_PCICSAR0 0x218 /* Cache Snoop1 Addr. Register */
41 #define SH7780_PCICSAR1 0x21C /* Cache Snoop2 Addr. Register */