Lines Matching +full:sgpio +full:- +full:gpio
1 // SPDX-License-Identifier: GPL-2.0+
3 /dts-v1/;
5 #include "aspeed-bmc-vegman.dtsi"
9 compatible = "yadro,vegman-sx20-bmc", "aspeed,ast2500";
12 &gpio {
14 gpio-line-names =
15 …/*A0-A7*/ "CHASSIS_INTRUSION","CASE_OPEN_FAULT_RST","","","SPEAKER_BMC","FM_FORCE_BMC_UPDATE","","…
16 /*B0-B7*/ "","","","","","","","",
17 /*C0-C7*/ "","","","","","","","",
18 /*D0-D7*/ "","","","","","","","",
19 /*E0-E7*/ "RESET_BUTTON","RESET_OUT","POWER_BUTTON","POWER_OUT","","","","",
20 …/*F0-F7*/ "NMI_OUT","CPU1_DISABLE_COD","","","SKT0_FAULT_LED","SKT1_FAULT_LED","RST_RGMII_PHYRST_D…
21 /*G0-G7*/ "CPU_ERR2","CPU_CATERR","PCH_BMC_THERMTRIP","","IRQ_NMI_EVENT","","","",
22 …/*H0-H7*/ "PWRGD_P3V3_RISER1","PWRGD_P3V3_RISER2","PWRGD_P3V3_RISER3","","MIO_BIOS_SEL","_SPI_FLAS…
23 /*I0-I7*/ "","","","","","","","",
24 /*J0-J7*/ "","","","","","","","",
25 /*K0-K7*/ "","","","","","","","",
26 /*L0-L7*/ "","","","","","","","",
27 /*M0-M7*/ "","","","","BMC_GPU_RISER_ID1","BMC_GPU_RISER_ID0","","",
28 /*N0-N7*/ "","","","","","","","",
29 /*O0-O7*/ "","","","","","","","_SPI2_BMC_CS_SEL",
30 …/*P0-P7*/ "","P12V_HDDS_A_EN","P12V_HDDS_B_EN","P5V_HDDS_A_EN","PWRGD_P5V_HDDS_A","P5V_HDDS_B_EN",…
31 /*Q0-Q7*/ "","","","","","","","",
32 /*R0-R7*/ "_SPI_RMM4_LITE_CS","","","","","","","",
33 …/*S0-S7*/ "_SPI2_BMC_CS1","","","IRQ_SML0_ALERT_MUX","FP_LED_STATUS_GREEN","FP_LED_STATUS_AMBER","…
34 /*T0-T7*/ "","","","","","","","",
35 /*U0-U7*/ "","","","","","","","",
36 /*V0-V7*/ "","","","","","","","",
37 /*W0-W7*/ "","","","","","","","",
38 /*X0-X7*/ "","","","","","","","",
39 /*Y0-Y7*/ "SIO_S3","SIO_S5","","SIO_ONCONTROL","","","","",
40 /*Z0-Z7*/ "FM_BMC_PWR_BTN","SIO_POWER_GOOD","FM_BMC_PWRBTN_OUT","FM_BMC_PCH_SCI_LPC","","","","",
41 …/*AA0-AA7*/ "CPU_CLK_MUX_SEL","IRQ_SML1_PMBUS_ALERT","FM_PVCCIN_CPU0_PWR_IN_ALERT","FM_PVCCIN_CPU1…
42 /*AB0-AB7*/ "FM_CPU_BMCINIT","NMI_BUTTON","ID_BUTTON","PS_PWROK","","","","",
43 /*AC0-AC7*/ "","","","","","","","";
46 &sgpio {
48 bus-frequency = <2000000>;
50 /* SGPIO lines. even: input, odd: output */
51 gpio-line-names =
52 …/*A0-A7*/ "CPU1_PRESENCE","","CPU1_THERMTRIP","","CPU1_VRHOT","","CPU1_FIVR_FAULT","","CPU1_MEM_AB…
53 …/*B0-B7*/ "CPU1_MISMATCH","","CPU1_MEM_THERM_EVENT","","CPU2_PRESENCE","","CPU2_THERMTRIP","","CPU…
54 /*C0-C7*/ "","","","","CPU2_MISMATCH","","CPU2_MEM_THERM_EVENT","","","","","","","","","",
55 /*D0-D7*/ "","","","","","","","","","","","","","","","",
56 /*E0-E7*/ "","","","","","","","","","","","","","","","",
57 …/*F0-F7*/ "SGPIO_PLD_MINOR_REV_BIT0","","SGPIO_PLD_MINOR_REV_BIT1","","SGPIO_PLD_MINOR_REV_BIT2","…
58 …/*G0-G7*/ "MAIN_PLD_MINOR_REV_BIT0","","MAIN_PLD_MINOR_REV_BIT1","","MAIN_PLD_MINOR_REV_BIT2","","…
59 /*H0-H7*/ "","","","","","","","","","","","","","","","",
60 /*I0-I7*/ "","","","","","","","","","","","","","","","",
61 /*J0-J7*/ "","","","","","","","","","","","","","","","";
66 gpio@21 {
69 gpio-controller;
70 #gpio-cells = <2>;
71 gpio-line-names =
72 …/*IO0.0-0.7*/ "", "", "CPU1_PE3_0_SLOT_PRSNT", "", "CPU1_PE1_GPU_PRSNT", "CPU1_PE3_1_SLOT_PRSNT", …
73 …/*IO1.0-1.7*/ "CPU0_PE1_GPU_PRSNT", "CPU0_PE2_NVME2_PRSNT", "CPU1_PE2_NVME3_PRSNT", "CPU1_PE2_SLOT…
75 gpio@27 {
78 gpio-controller;
79 #gpio-cells = <2>;
80 gpio-line-names =
81 …/*IO0.0-0.7*/ "PWRGD_PS_PWROK", "PWRGD_DSW_PWROK", "PWRGD_P5V_AUX", "PWRGD_P3V3_AUX", "PWRGD_P5V",…
82 …/*IO1.0-1.7*/ "PWRGD_P1V05_PCH_AUX", "PWRGD_PCH_AUX_VRS", "PWRGD_PVCCIN_CPU0", "PWRGD_PVCCSA_CPU0"…
83 …/*IO2.0-2.7*/ "PWRGD_PVPP_ABC_CPU0", "PWRGD_PVTT_ABC_CPU0", "PWRGD_PVDDQ_DEF_CPU0", "PWRGD_PVPP_DE…
84 …/*IO3.0-3.7*/ "PWRGD_PVMCP_CPU1", "PWRGD_P1V0_CPU1", "PWRGD_PVDDQ_GHJ_CPU1", "PWRGD_PVPP_GHJ_CPU1"…
85 /*IO4.0-4.7*/ "PWRGD_P5V_HDDS_A_R", "PWRGD_P5V_HDDS_B_R", "", "", "", "", "", "";
91 i2c-mux@71 {
94 #address-cells = <1>;
95 #size-cells = <0>;
96 i2c-mux-idle-disconnect;
98 i2c-mux@73 {
101 #address-cells = <1>;
102 #size-cells = <0>;
103 i2c-mux-idle-disconnect;
109 i2c-mux@71 {
112 #address-cells = <1>;
113 #size-cells = <0>;
114 i2c-mux-idle-disconnect;
120 pinctrl-names = "default";
121 pinctrl-0 = <&pinctrl_pwm0_default &pinctrl_pwm1_default
128 aspeed,fan-tach-ch = /bits/ 8 <0x00>;
132 aspeed,fan-tach-ch = /bits/ 8 <0x01>;
136 aspeed,fan-tach-ch = /bits/ 8 <0x02>;
140 aspeed,fan-tach-ch = /bits/ 8 <0x03>;
144 aspeed,fan-tach-ch = /bits/ 8 <0x04>;
148 aspeed,fan-tach-ch = /bits/ 8 <0x05>;
152 aspeed,fan-tach-ch = /bits/ 8 <0x06>;