Lines Matching +full:- +full:topckgen

1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/mediatek,mt8365-afe.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Alexandre Mergnat <amergnat@baylibre.com>
14 const: mediatek,mt8365-afe-pcm
19 "#sound-dai-cells":
24 - description: 26M clock
25 - description: mux for audio clock
26 - description: audio i2s0 mck
27 - description: audio i2s1 mck
28 - description: audio i2s2 mck
29 - description: audio i2s3 mck
30 - description: engen 1 clock
31 - description: engen 2 clock
32 - description: audio 1 clock
33 - description: audio 2 clock
34 - description: mux for i2s0
35 - description: mux for i2s1
36 - description: mux for i2s2
37 - description: mux for i2s3
39 clock-names:
41 - const: top_clk26m_clk
42 - const: top_audio_sel
43 - const: audio_i2s0_m
44 - const: audio_i2s1_m
45 - const: audio_i2s2_m
46 - const: audio_i2s3_m
47 - const: engen1
48 - const: engen2
49 - const: aud1
50 - const: aud2
51 - const: i2s0_m_sel
52 - const: i2s1_m_sel
53 - const: i2s2_m_sel
54 - const: i2s3_m_sel
59 power-domains:
62 mediatek,dmic-mode:
68 - 0 # one wire
69 - 1 # two wires
72 - compatible
73 - reg
74 - clocks
75 - clock-names
76 - interrupts
77 - power-domains
82 - |
83 #include <dt-bindings/clock/mediatek,mt8365-clk.h>
84 #include <dt-bindings/interrupt-controller/arm-gic.h>
85 #include <dt-bindings/interrupt-controller/irq.h>
86 #include <dt-bindings/power/mediatek,mt8365-power.h>
89 #address-cells = <2>;
90 #size-cells = <2>;
92 audio-controller@11220000 {
93 compatible = "mediatek,mt8365-afe-pcm";
95 #sound-dai-cells = <0>;
97 <&topckgen CLK_TOP_AUDIO_SEL>,
98 <&topckgen CLK_TOP_AUD_I2S0_M>,
99 <&topckgen CLK_TOP_AUD_I2S1_M>,
100 <&topckgen CLK_TOP_AUD_I2S2_M>,
101 <&topckgen CLK_TOP_AUD_I2S3_M>,
102 <&topckgen CLK_TOP_AUD_ENGEN1_SEL>,
103 <&topckgen CLK_TOP_AUD_ENGEN2_SEL>,
104 <&topckgen CLK_TOP_AUD_1_SEL>,
105 <&topckgen CLK_TOP_AUD_2_SEL>,
106 <&topckgen CLK_TOP_APLL_I2S0_SEL>,
107 <&topckgen CLK_TOP_APLL_I2S1_SEL>,
108 <&topckgen CLK_TOP_APLL_I2S2_SEL>,
109 <&topckgen CLK_TOP_APLL_I2S3_SEL>;
110 clock-names = "top_clk26m_clk",
125 power-domains = <&spm MT8365_POWER_DOMAIN_AUDIO>;
126 mediatek,dmic-mode = <1>;