Lines Matching +full:mipi +full:- +full:csi
5 ---------------------------
12 - compatible : "fsl,imx-capture-subsystem";
13 - ports : Should contain a list of phandles pointing to camera
18 capture-subsystem {
19 compatible = "fsl,imx-capture-subsystem";
25 --------------
27 This is the device node for the MIPI CSI-2 Receiver core in the i.MX
28 SoC. This is a Synopsys Designware MIPI CSI-2 host controller core
29 combined with a D-PHY core mixed into the same register block. In
30 addition this device consists of an i.MX-specific "CSI2IPU gasket"
33 controller's 32-bit output image bus onto four 16-bit parallel busses
37 - compatible : "fsl,imx6-mipi-csi2";
38 - reg : physical base address and length of the register set;
39 - clocks : the MIPI CSI-2 receiver requires three clocks: hsi_tx
40 (the D-PHY clock), video_27m (D-PHY PLL reference
42 - clock-names : must contain "dphy", "ref", "pix";
43 - port@* : five port nodes must exist, containing endpoints
46 connecting with a MIPI CSI-2 source, and ports 1
49 MIPI CSI-2 virtual channel outputs.
52 - interrupts : must contain two level-triggered interrupts,