Lines Matching +full:opp +full:- +full:19200000
1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/display/msm/qcom,sm8550-dpu.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Neil Armstrong <neil.armstrong@linaro.org>
12 $ref: /schemas/display/msm/dpu-common.yaml#
16 const: qcom,sm8550-dpu
20 - description: Address offset and size for mdp register set
21 - description: Address offset and size for vbif register set
23 reg-names:
25 - const: mdp
26 - const: vbif
30 - description: Display AHB
31 - description: Display hf axi
32 - description: Display MDSS ahb
33 - description: Display lut
34 - description: Display core
35 - description: Display vsync
37 clock-names:
39 - const: bus
40 - const: nrt_bus
41 - const: iface
42 - const: lut
43 - const: core
44 - const: vsync
47 - compatible
48 - reg
49 - reg-names
50 - clocks
51 - clock-names
56 - |
57 #include <dt-bindings/clock/qcom,sm8550-dispcc.h>
58 #include <dt-bindings/clock/qcom,sm8550-gcc.h>
59 #include <dt-bindings/interrupt-controller/arm-gic.h>
60 #include <dt-bindings/power/qcom,rpmhpd.h>
62 display-controller@ae01000 {
63 compatible = "qcom,sm8550-dpu";
66 reg-names = "mdp", "vbif";
74 clock-names = "bus",
81 assigned-clocks = <&dispcc DISP_CC_MDSS_VSYNC_CLK>;
82 assigned-clock-rates = <19200000>;
84 operating-points-v2 = <&mdp_opp_table>;
85 power-domains = <&rpmhpd RPMHPD_MMCX>;
87 interrupt-parent = <&mdss>;
91 #address-cells = <1>;
92 #size-cells = <0>;
97 remote-endpoint = <&dsi0_in>;
104 remote-endpoint = <&dsi1_in>;
109 mdp_opp_table: opp-table {
110 compatible = "operating-points-v2";
112 opp-200000000 {
113 opp-hz = /bits/ 64 <200000000>;
114 required-opps = <&rpmhpd_opp_low_svs>;
117 opp-325000000 {
118 opp-hz = /bits/ 64 <325000000>;
119 required-opps = <&rpmhpd_opp_svs>;
122 opp-375000000 {
123 opp-hz = /bits/ 64 <375000000>;
124 required-opps = <&rpmhpd_opp_svs_l1>;
127 opp-514000000 {
128 opp-hz = /bits/ 64 <514000000>;
129 required-opps = <&rpmhpd_opp_nom>;