Lines Matching +full:exynos5250 +full:- +full:clock
1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/samsung,exynos-audss-clock.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Samsung Exynos SoC Audio SubSystem clock controller
10 - Chanwoo Choi <cw00.choi@samsung.com>
11 - Krzysztof Kozlowski <krzk@kernel.org>
12 - Sylwester Nawrocki <s.nawrocki@samsung.com>
13 - Tomasz Figa <tomasz.figa@gmail.com>
17 include/dt-bindings/clock/exynos-audss-clk.h header.
22 - samsung,exynos4210-audss-clock
23 - samsung,exynos5250-audss-clock
24 - samsung,exynos5410-audss-clock
25 - samsung,exynos5420-audss-clock
30 - description:
31 Fixed rate PLL reference clock, parent of mout_audss. "fin_pll" is
33 - description:
36 - description:
37 Audio bus clock, parent of mout_i2s. "sclk_audio0" is used if not
39 - description:
40 PCM clock, parent of sclk_pcm. "sclk_pcm0" is used if not specified.
41 - description:
42 External i2s clock, parent of mout_i2s. "cdclk0" is used if not
45 clock-names:
48 - const: pll_ref
49 - const: pll_in
50 - const: sclk_audio
51 - const: sclk_pcm_in
52 - const: cdclk
54 "#clock-cells":
57 power-domains:
64 - compatible
65 - clocks
66 - clock-names
67 - "#clock-cells"
68 - reg
73 - |
74 clock-controller@3810000 {
75 compatible = "samsung,exynos5250-audss-clock";
77 #clock-cells = <1>;
78 clocks = <&clock 1>, <&clock 7>, <&clock 138>, <&clock 160>, <&ext_i2s_clk>;
79 clock-names = "pll_ref", "pll_in", "sclk_audio", "sclk_pcm_in", "cdclk";