rzg2l-cpg.c (62b1feac485866494f111e3a6aa4a9ae03a7a2b9) | rzg2l-cpg.c (de60a3ebe410670ffdbbc95faa25a820da44ab11) |
---|---|
1// SPDX-License-Identifier: GPL-2.0 2/* 3 * RZ/G2L Clock Pulse Generator 4 * 5 * Copyright (C) 2021 Renesas Electronics Corp. 6 * 7 * Based on renesas-cpg-mssr.c 8 * --- 1692 unchanged lines hidden (view full) --- 1701 }, 1702#endif 1703#ifdef CONFIG_CLK_R9A07G054 1704 { 1705 .compatible = "renesas,r9a07g054-cpg", 1706 .data = &r9a07g054_cpg_info, 1707 }, 1708#endif | 1// SPDX-License-Identifier: GPL-2.0 2/* 3 * RZ/G2L Clock Pulse Generator 4 * 5 * Copyright (C) 2021 Renesas Electronics Corp. 6 * 7 * Based on renesas-cpg-mssr.c 8 * --- 1692 unchanged lines hidden (view full) --- 1701 }, 1702#endif 1703#ifdef CONFIG_CLK_R9A07G054 1704 { 1705 .compatible = "renesas,r9a07g054-cpg", 1706 .data = &r9a07g054_cpg_info, 1707 }, 1708#endif |
1709#ifdef CONFIG_CLK_R9A08G045 1710 { 1711 .compatible = "renesas,r9a08g045-cpg", 1712 .data = &r9a08g045_cpg_info, 1713 }, 1714#endif |
|
1709#ifdef CONFIG_CLK_R9A09G011 1710 { 1711 .compatible = "renesas,r9a09g011-cpg", 1712 .data = &r9a09g011_cpg_info, 1713 }, 1714#endif 1715 { /* sentinel */ } 1716}; --- 16 unchanged lines hidden --- | 1715#ifdef CONFIG_CLK_R9A09G011 1716 { 1717 .compatible = "renesas,r9a09g011-cpg", 1718 .data = &r9a09g011_cpg_info, 1719 }, 1720#endif 1721 { /* sentinel */ } 1722}; --- 16 unchanged lines hidden --- |