perf_event.h (d05e4c8600c36084ce9de6249bb972c9bdd75b7e) perf_event.h (d01b1f96a82e5dd7841a1d39db3abfdaf95f70ab)
1/*
2 * Performance events x86 architecture header
3 *
4 * Copyright (C) 2008 Thomas Gleixner <tglx@linutronix.de>
5 * Copyright (C) 2008-2009 Red Hat, Inc., Ingo Molnar
6 * Copyright (C) 2009 Jaswinder Singh Rajput
7 * Copyright (C) 2009 Advanced Micro Devices, Inc., Robert Richter
8 * Copyright (C) 2008-2009 Red Hat, Inc., Peter Zijlstra

--- 875 unchanged lines hidden (view full) ---

884}
885
886int intel_pmu_save_and_restart(struct perf_event *event);
887
888struct event_constraint *
889x86_get_event_constraints(struct cpu_hw_events *cpuc, int idx,
890 struct perf_event *event);
891
1/*
2 * Performance events x86 architecture header
3 *
4 * Copyright (C) 2008 Thomas Gleixner <tglx@linutronix.de>
5 * Copyright (C) 2008-2009 Red Hat, Inc., Ingo Molnar
6 * Copyright (C) 2009 Jaswinder Singh Rajput
7 * Copyright (C) 2009 Advanced Micro Devices, Inc., Robert Richter
8 * Copyright (C) 2008-2009 Red Hat, Inc., Peter Zijlstra

--- 875 unchanged lines hidden (view full) ---

884}
885
886int intel_pmu_save_and_restart(struct perf_event *event);
887
888struct event_constraint *
889x86_get_event_constraints(struct cpu_hw_events *cpuc, int idx,
890 struct perf_event *event);
891
892struct intel_shared_regs *allocate_shared_regs(int cpu);
892extern int intel_cpuc_prepare(struct cpu_hw_events *cpuc, int cpu);
893extern void intel_cpuc_finish(struct cpu_hw_events *cpuc);
893
894int intel_pmu_init(void);
895
896void init_debug_store_on_cpu(int cpu);
897
898void fini_debug_store_on_cpu(int cpu);
899
900void release_ds_buffers(void);

--- 119 unchanged lines hidden (view full) ---

1020{
1021}
1022
1023static inline int intel_pmu_init(void)
1024{
1025 return 0;
1026}
1027
894
895int intel_pmu_init(void);
896
897void init_debug_store_on_cpu(int cpu);
898
899void fini_debug_store_on_cpu(int cpu);
900
901void release_ds_buffers(void);

--- 119 unchanged lines hidden (view full) ---

1021{
1022}
1023
1024static inline int intel_pmu_init(void)
1025{
1026 return 0;
1027}
1028
1028static inline struct intel_shared_regs *allocate_shared_regs(int cpu)
1029static inline int intel_cpuc_prepare(struct cpu_hw_event *cpuc, int cpu)
1029{
1030{
1030 return NULL;
1031 return 0;
1031}
1032
1032}
1033
1034static inline void intel_cpuc_finish(struct cpu_hw_event *cpuc)
1035{
1036}
1037
1033static inline int is_ht_workaround_enabled(void)
1034{
1035 return 0;
1036}
1037#endif /* CONFIG_CPU_SUP_INTEL */
1038static inline int is_ht_workaround_enabled(void)
1039{
1040 return 0;
1041}
1042#endif /* CONFIG_CPU_SUP_INTEL */