holly.dts (ebf8889bd1fe3615991ff4494635d237280652a2) | holly.dts (71f349799b34c8b6ce3df42126b4de6cfa16456d) |
---|---|
1/* 2 * Device Tree Source for IBM Holly (PPC 750CL with TSI controller) 3 * Copyright 2007, IBM Corporation 4 * 5 * Stephen Winiecki <stevewin@us.ibm.com> 6 * Josh Boyer <jwboyer@linux.vnet.ibm.com> 7 * 8 * This file is licensed under the terms of the GNU General Public 9 * License version 2. This program is licensed "as is" without 10 * any warranty of any kind, whether express or implied. 11 */ 12 | 1/* 2 * Device Tree Source for IBM Holly (PPC 750CL with TSI controller) 3 * Copyright 2007, IBM Corporation 4 * 5 * Stephen Winiecki <stevewin@us.ibm.com> 6 * Josh Boyer <jwboyer@linux.vnet.ibm.com> 7 * 8 * This file is licensed under the terms of the GNU General Public 9 * License version 2. This program is licensed "as is" without 10 * any warranty of any kind, whether express or implied. 11 */ 12 |
13/dts-v1/; 14 |
|
13/ { 14 model = "41K7339"; 15 compatible = "ibm,holly"; 16 #address-cells = <1>; 17 #size-cells = <1>; 18 19 cpus { 20 #address-cells = <1>; 21 #size-cells =<0>; 22 PowerPC,750CL@0 { 23 device_type = "cpu"; | 15/ { 16 model = "41K7339"; 17 compatible = "ibm,holly"; 18 #address-cells = <1>; 19 #size-cells = <1>; 20 21 cpus { 22 #address-cells = <1>; 23 #size-cells =<0>; 24 PowerPC,750CL@0 { 25 device_type = "cpu"; |
24 reg = <0>; 25 d-cache-line-size = <20>; 26 i-cache-line-size = <20>; 27 d-cache-size = <8000>; 28 i-cache-size = <8000>; 29 d-cache-sets = <80>; 30 i-cache-sets = <80>; 31 timebase-frequency = <2faf080>; 32 clock-frequency = <23c34600>; 33 bus-frequency = <bebc200>; | 26 reg = <0x00000000>; 27 d-cache-line-size = <32>; 28 i-cache-line-size = <32>; 29 d-cache-size = <32768>; 30 i-cache-size = <32768>; 31 d-cache-sets = <128>; 32 i-cache-sets = <128>; 33 timebase-frequency = <50000000>; 34 clock-frequency = <600000000>; 35 bus-frequency = <200000000>; |
34 }; 35 }; 36 37 memory@0 { 38 device_type = "memory"; | 36 }; 37 }; 38 39 memory@0 { 40 device_type = "memory"; |
39 reg = <00000000 20000000>; | 41 reg = <0x00000000 0x20000000>; |
40 }; 41 42 tsi109@c0000000 { 43 device_type = "tsi-bridge"; 44 compatible = "tsi109-bridge", "tsi108-bridge"; 45 #address-cells = <1>; 46 #size-cells = <1>; | 42 }; 43 44 tsi109@c0000000 { 45 device_type = "tsi-bridge"; 46 compatible = "tsi109-bridge", "tsi108-bridge"; 47 #address-cells = <1>; 48 #size-cells = <1>; |
47 ranges = <00000000 c0000000 00010000>; 48 reg = <c0000000 00010000>; | 49 ranges = <0x00000000 0xc0000000 0x00010000>; 50 reg = <0xc0000000 0x00010000>; |
49 50 i2c@7000 { 51 device_type = "i2c"; 52 compatible = "tsi109-i2c", "tsi108-i2c"; 53 interrupt-parent = <&MPIC>; | 51 52 i2c@7000 { 53 device_type = "i2c"; 54 compatible = "tsi109-i2c", "tsi108-i2c"; 55 interrupt-parent = <&MPIC>; |
54 interrupts = <e 2>; 55 reg = <7000 400>; | 56 interrupts = <0xe 0x2>; 57 reg = <0x00007000 0x00000400>; |
56 }; 57 58 MDIO: mdio@6000 { 59 device_type = "mdio"; 60 compatible = "tsi109-mdio", "tsi108-mdio"; | 58 }; 59 60 MDIO: mdio@6000 { 61 device_type = "mdio"; 62 compatible = "tsi109-mdio", "tsi108-mdio"; |
61 reg = <6000 50>; | 63 reg = <0x00006000 0x00000050>; |
62 #address-cells = <1>; 63 #size-cells = <0>; 64 65 PHY1: ethernet-phy@1 { 66 compatible = "bcm5461a"; | 64 #address-cells = <1>; 65 #size-cells = <0>; 66 67 PHY1: ethernet-phy@1 { 68 compatible = "bcm5461a"; |
67 reg = <1>; | 69 reg = <0x00000001>; |
68 txc-rxc-delay-disable; 69 }; 70 71 PHY2: ethernet-phy@2 { 72 compatible = "bcm5461a"; | 70 txc-rxc-delay-disable; 71 }; 72 73 PHY2: ethernet-phy@2 { 74 compatible = "bcm5461a"; |
73 reg = <2>; | 75 reg = <0x00000002>; |
74 txc-rxc-delay-disable; 75 }; 76 }; 77 78 ethernet@6200 { 79 device_type = "network"; 80 compatible = "tsi109-ethernet", "tsi108-ethernet"; 81 #address-cells = <1>; 82 #size-cells = <0>; | 76 txc-rxc-delay-disable; 77 }; 78 }; 79 80 ethernet@6200 { 81 device_type = "network"; 82 compatible = "tsi109-ethernet", "tsi108-ethernet"; 83 #address-cells = <1>; 84 #size-cells = <0>; |
83 reg = <6000 200>; | 85 reg = <0x00006000 0x00000200>; |
84 local-mac-address = [ 00 00 00 00 00 00 ]; 85 interrupt-parent = <&MPIC>; | 86 local-mac-address = [ 00 00 00 00 00 00 ]; 87 interrupt-parent = <&MPIC>; |
86 interrupts = <10 2>; | 88 interrupts = <0x10 0x2>; |
87 mdio-handle = <&MDIO>; 88 phy-handle = <&PHY1>; 89 }; 90 91 ethernet@6600 { 92 device_type = "network"; 93 compatible = "tsi109-ethernet", "tsi108-ethernet"; 94 #address-cells = <1>; 95 #size-cells = <0>; | 89 mdio-handle = <&MDIO>; 90 phy-handle = <&PHY1>; 91 }; 92 93 ethernet@6600 { 94 device_type = "network"; 95 compatible = "tsi109-ethernet", "tsi108-ethernet"; 96 #address-cells = <1>; 97 #size-cells = <0>; |
96 reg = <6400 200>; | 98 reg = <0x00006400 0x00000200>; |
97 local-mac-address = [ 00 00 00 00 00 00 ]; 98 interrupt-parent = <&MPIC>; | 99 local-mac-address = [ 00 00 00 00 00 00 ]; 100 interrupt-parent = <&MPIC>; |
99 interrupts = <11 2>; | 101 interrupts = <0x11 0x2>; |
100 mdio-handle = <&MDIO>; 101 phy-handle = <&PHY2>; 102 }; 103 104 serial@7808 { 105 device_type = "serial"; 106 compatible = "ns16550"; | 102 mdio-handle = <&MDIO>; 103 phy-handle = <&PHY2>; 104 }; 105 106 serial@7808 { 107 device_type = "serial"; 108 compatible = "ns16550"; |
107 reg = <7808 200>; 108 virtual-reg = <c0007808>; 109 clock-frequency = <3F9C6000>; 110 current-speed = <1c200>; | 109 reg = <0x00007808 0x00000200>; 110 virtual-reg = <0xc0007808>; 111 clock-frequency = <1067212800>; 112 current-speed = <115200>; |
111 interrupt-parent = <&MPIC>; | 113 interrupt-parent = <&MPIC>; |
112 interrupts = <c 2>; | 114 interrupts = <0xc 0x2>; |
113 }; 114 115 serial@7c08 { 116 device_type = "serial"; 117 compatible = "ns16550"; | 115 }; 116 117 serial@7c08 { 118 device_type = "serial"; 119 compatible = "ns16550"; |
118 reg = <7c08 200>; 119 virtual-reg = <c0007c08>; 120 clock-frequency = <3F9C6000>; 121 current-speed = <1c200>; | 120 reg = <0x00007c08 0x00000200>; 121 virtual-reg = <0xc0007c08>; 122 clock-frequency = <1067212800>; 123 current-speed = <115200>; |
122 interrupt-parent = <&MPIC>; | 124 interrupt-parent = <&MPIC>; |
123 interrupts = <d 2>; | 125 interrupts = <0xd 0x2>; |
124 }; 125 126 MPIC: pic@7400 { 127 device_type = "open-pic"; 128 compatible = "chrp,open-pic"; 129 interrupt-controller; 130 #interrupt-cells = <2>; | 126 }; 127 128 MPIC: pic@7400 { 129 device_type = "open-pic"; 130 compatible = "chrp,open-pic"; 131 interrupt-controller; 132 #interrupt-cells = <2>; |
131 reg = <7400 400>; | 133 reg = <0x00007400 0x00000400>; |
132 big-endian; 133 }; 134 135 pci@1000 { 136 device_type = "pci"; 137 compatible = "tsi109-pci", "tsi108-pci"; 138 #interrupt-cells = <1>; 139 #size-cells = <2>; 140 #address-cells = <3>; | 134 big-endian; 135 }; 136 137 pci@1000 { 138 device_type = "pci"; 139 compatible = "tsi109-pci", "tsi108-pci"; 140 #interrupt-cells = <1>; 141 #size-cells = <2>; 142 #address-cells = <3>; |
141 reg = <1000 1000>; 142 bus-range = <0 0>; | 143 reg = <0x00001000 0x00001000>; 144 bus-range = <0x0 0x0>; |
143 /*----------------------------------------------------+ 144 | PCI memory range. 145 | 01 denotes I/O space 146 | 02 denotes 32-bit memory space 147 +----------------------------------------------------*/ | 145 /*----------------------------------------------------+ 146 | PCI memory range. 147 | 01 denotes I/O space 148 | 02 denotes 32-bit memory space 149 +----------------------------------------------------*/ |
148 ranges = <02000000 0 40000000 40000000 0 10000000 149 01000000 0 00000000 7e000000 0 00010000>; 150 clock-frequency = <7f28154>; | 150 ranges = <0x02000000 0x00000000 0x40000000 0x40000000 0x00000000 0x10000000 151 0x01000000 0x00000000 0x00000000 0x7e000000 0x00000000 0x00010000>; 152 clock-frequency = <133333332>; |
151 interrupt-parent = <&MPIC>; | 153 interrupt-parent = <&MPIC>; |
152 interrupts = <17 2>; 153 interrupt-map-mask = <f800 0 0 7>; | 154 interrupts = <0x17 0x2>; 155 interrupt-map-mask = <0xf800 0x0 0x0 0x7>; |
154 /*----------------------------------------------------+ 155 | The INTA, INTB, INTC, INTD are shared. 156 +----------------------------------------------------*/ 157 interrupt-map = < | 156 /*----------------------------------------------------+ 157 | The INTA, INTB, INTC, INTD are shared. 158 +----------------------------------------------------*/ 159 interrupt-map = < |
158 0800 0 0 1 &RT0 24 0 159 0800 0 0 2 &RT0 25 0 160 0800 0 0 3 &RT0 26 0 161 0800 0 0 4 &RT0 27 0 | 160 0x800 0x0 0x0 0x1 &RT0 0x24 0x0 161 0x800 0x0 0x0 0x2 &RT0 0x25 0x0 162 0x800 0x0 0x0 0x3 &RT0 0x26 0x0 163 0x800 0x0 0x0 0x4 &RT0 0x27 0x0 |
162 | 164 |
163 1000 0 0 1 &RT0 25 0 164 1000 0 0 2 &RT0 26 0 165 1000 0 0 3 &RT0 27 0 166 1000 0 0 4 &RT0 24 0 | 165 0x1000 0x0 0x0 0x1 &RT0 0x25 0x0 166 0x1000 0x0 0x0 0x2 &RT0 0x26 0x0 167 0x1000 0x0 0x0 0x3 &RT0 0x27 0x0 168 0x1000 0x0 0x0 0x4 &RT0 0x24 0x0 |
167 | 169 |
168 1800 0 0 1 &RT0 26 0 169 1800 0 0 2 &RT0 27 0 170 1800 0 0 3 &RT0 24 0 171 1800 0 0 4 &RT0 25 0 | 170 0x1800 0x0 0x0 0x1 &RT0 0x26 0x0 171 0x1800 0x0 0x0 0x2 &RT0 0x27 0x0 172 0x1800 0x0 0x0 0x3 &RT0 0x24 0x0 173 0x1800 0x0 0x0 0x4 &RT0 0x25 0x0 |
172 | 174 |
173 2000 0 0 1 &RT0 27 0 174 2000 0 0 2 &RT0 24 0 175 2000 0 0 3 &RT0 25 0 176 2000 0 0 4 &RT0 26 0 | 175 0x2000 0x0 0x0 0x1 &RT0 0x27 0x0 176 0x2000 0x0 0x0 0x2 &RT0 0x24 0x0 177 0x2000 0x0 0x0 0x3 &RT0 0x25 0x0 178 0x2000 0x0 0x0 0x4 &RT0 0x26 0x0 |
177 >; 178 179 RT0: router@1180 { 180 device_type = "pic-router"; 181 interrupt-controller; 182 big-endian; 183 clock-frequency = <0>; 184 #address-cells = <0>; 185 #interrupt-cells = <2>; | 179 >; 180 181 RT0: router@1180 { 182 device_type = "pic-router"; 183 interrupt-controller; 184 big-endian; 185 clock-frequency = <0>; 186 #address-cells = <0>; 187 #interrupt-cells = <2>; |
186 interrupts = <17 2>; | 188 interrupts = <0x17 0x2>; |
187 interrupt-parent = <&MPIC>; 188 }; 189 }; 190 }; 191 192 chosen { 193 linux,stdout-path = "/tsi109@c0000000/serial@7808"; 194 }; 195}; | 189 interrupt-parent = <&MPIC>; 190 }; 191 }; 192 }; 193 194 chosen { 195 linux,stdout-path = "/tsi109@c0000000/serial@7808"; 196 }; 197}; |