Kconfig (4cbffc461ec91287c4cb1d0e27b01b988d0b8fba) Kconfig (c434b9f80b0923e6460031b0fd964f8b0bf3c6a6)
1# SPDX-License-Identifier: GPL-2.0
2config MIPS
3 bool
4 default y
5 select ARCH_32BIT_OFF_T if !64BIT
6 select ARCH_BINFMT_ELF_STATE if MIPS_FP_SUPPORT
7 select ARCH_HAS_FORTIFY_SOURCE
8 select ARCH_HAS_KCOV

--- 79 unchanged lines hidden (view full) ---

88 select PERF_USE_VMALLOC
89 select RTC_LIB
90 select SYSCTL_EXCEPTION_TRACE
91 select VIRT_TO_BUS
92
93config MIPS_FIXUP_BIGPHYS_ADDR
94 bool
95
1# SPDX-License-Identifier: GPL-2.0
2config MIPS
3 bool
4 default y
5 select ARCH_32BIT_OFF_T if !64BIT
6 select ARCH_BINFMT_ELF_STATE if MIPS_FP_SUPPORT
7 select ARCH_HAS_FORTIFY_SOURCE
8 select ARCH_HAS_KCOV

--- 79 unchanged lines hidden (view full) ---

88 select PERF_USE_VMALLOC
89 select RTC_LIB
90 select SYSCTL_EXCEPTION_TRACE
91 select VIRT_TO_BUS
92
93config MIPS_FIXUP_BIGPHYS_ADDR
94 bool
95
96config MIPS_GENERIC
97 bool
98
96menu "Machine selection"
97
98choice
99 prompt "System type"
99menu "Machine selection"
100
101choice
102 prompt "System type"
100 default MIPS_GENERIC
103 default MIPS_GENERIC_KERNEL
101
104
102config MIPS_GENERIC
105config MIPS_GENERIC_KERNEL
103 bool "Generic board-agnostic MIPS kernel"
106 bool "Generic board-agnostic MIPS kernel"
107 select MIPS_GENERIC
104 select BOOT_RAW
105 select BUILTIN_DTB
106 select CEVT_R4K
107 select CLKSRC_MIPS_GIC
108 select COMMON_CLK
109 select CPU_MIPSR2_IRQ_EI
110 select CPU_MIPSR2_IRQ_VI
111 select CSRC_R4K

--- 451 unchanged lines hidden (view full) ---

563 select SYS_SUPPORTS_MIPS_CMP
564 select SYS_SUPPORTS_MIPS_CPS
565 select SYS_SUPPORTS_MULTITHREADING
566 select SYS_SUPPORTS_RELOCATABLE
567 select SYS_SUPPORTS_SMARTMIPS
568 select SYS_SUPPORTS_VPE_LOADER
569 select SYS_SUPPORTS_ZBOOT
570 select USE_OF
108 select BOOT_RAW
109 select BUILTIN_DTB
110 select CEVT_R4K
111 select CLKSRC_MIPS_GIC
112 select COMMON_CLK
113 select CPU_MIPSR2_IRQ_EI
114 select CPU_MIPSR2_IRQ_VI
115 select CSRC_R4K

--- 451 unchanged lines hidden (view full) ---

567 select SYS_SUPPORTS_MIPS_CMP
568 select SYS_SUPPORTS_MIPS_CPS
569 select SYS_SUPPORTS_MULTITHREADING
570 select SYS_SUPPORTS_RELOCATABLE
571 select SYS_SUPPORTS_SMARTMIPS
572 select SYS_SUPPORTS_VPE_LOADER
573 select SYS_SUPPORTS_ZBOOT
574 select USE_OF
575 select WAR_ICACHE_REFILLS
571 select ZONE_DMA32 if 64BIT
572 help
573 This enables support for the MIPS Technologies Malta evaluation
574 board.
575
576config MACH_PIC32
577 bool "Microchip PIC32 Family"
578 help

--- 5 unchanged lines hidden (view full) ---

584config MACH_VR41XX
585 bool "NEC VR4100 series based machines"
586 select CEVT_R4K
587 select CSRC_R4K
588 select SYS_HAS_CPU_VR41XX
589 select SYS_SUPPORTS_MIPS16
590 select GPIOLIB
591
576 select ZONE_DMA32 if 64BIT
577 help
578 This enables support for the MIPS Technologies Malta evaluation
579 board.
580
581config MACH_PIC32
582 bool "Microchip PIC32 Family"
583 help

--- 5 unchanged lines hidden (view full) ---

589config MACH_VR41XX
590 bool "NEC VR4100 series based machines"
591 select CEVT_R4K
592 select CSRC_R4K
593 select SYS_HAS_CPU_VR41XX
594 select SYS_SUPPORTS_MIPS16
595 select GPIOLIB
596
592config NXP_STB220
593 bool "NXP STB220 board"
594 select SOC_PNX833X
595 help
596 Support for NXP Semiconductors STB220 Development Board.
597
598config NXP_STB225
599 bool "NXP 225 board"
600 select SOC_PNX833X
601 select SOC_PNX8335
602 help
603 Support for NXP Semiconductors STB225 Development Board.
604
605config RALINK
606 bool "Ralink based machines"
607 select CEVT_R4K
608 select CSRC_R4K
609 select BOOT_RAW
610 select DMA_NONCOHERENT
611 select IRQ_MIPS_CPU
612 select USE_OF

--- 33 unchanged lines hidden (view full) ---

646 select SGI_HAS_ZILOG
647 select SWAP_IO_SPACE
648 select SYS_HAS_CPU_R4X00
649 select SYS_HAS_CPU_R5000
650 select SYS_HAS_EARLY_PRINTK
651 select SYS_SUPPORTS_32BIT_KERNEL
652 select SYS_SUPPORTS_64BIT_KERNEL
653 select SYS_SUPPORTS_BIG_ENDIAN
597config RALINK
598 bool "Ralink based machines"
599 select CEVT_R4K
600 select CSRC_R4K
601 select BOOT_RAW
602 select DMA_NONCOHERENT
603 select IRQ_MIPS_CPU
604 select USE_OF

--- 33 unchanged lines hidden (view full) ---

638 select SGI_HAS_ZILOG
639 select SWAP_IO_SPACE
640 select SYS_HAS_CPU_R4X00
641 select SYS_HAS_CPU_R5000
642 select SYS_HAS_EARLY_PRINTK
643 select SYS_SUPPORTS_32BIT_KERNEL
644 select SYS_SUPPORTS_64BIT_KERNEL
645 select SYS_SUPPORTS_BIG_ENDIAN
646 select WAR_R4600_V1_INDEX_ICACHEOP
647 select WAR_R4600_V1_HIT_CACHEOP
648 select WAR_R4600_V2_HIT_CACHEOP
654 select MIPS_L1_CACHE_SHIFT_7
655 help
656 This are the SGI Indy, Challenge S and Indigo2, as well as certain
657 OEM variants like the Tandem CMN B006S. To compile a Linux kernel
658 that runs on these, say Y here.
659
660config SGI_IP27
661 bool "SGI IP27 (Origin200/2000)"

--- 11 unchanged lines hidden (view full) ---

673 select NR_CPUS_DEFAULT_64
674 select PCI_DRIVERS_GENERIC
675 select PCI_XTALK_BRIDGE
676 select SYS_HAS_CPU_R10000
677 select SYS_SUPPORTS_64BIT_KERNEL
678 select SYS_SUPPORTS_BIG_ENDIAN
679 select SYS_SUPPORTS_NUMA
680 select SYS_SUPPORTS_SMP
649 select MIPS_L1_CACHE_SHIFT_7
650 help
651 This are the SGI Indy, Challenge S and Indigo2, as well as certain
652 OEM variants like the Tandem CMN B006S. To compile a Linux kernel
653 that runs on these, say Y here.
654
655config SGI_IP27
656 bool "SGI IP27 (Origin200/2000)"

--- 11 unchanged lines hidden (view full) ---

668 select NR_CPUS_DEFAULT_64
669 select PCI_DRIVERS_GENERIC
670 select PCI_XTALK_BRIDGE
671 select SYS_HAS_CPU_R10000
672 select SYS_SUPPORTS_64BIT_KERNEL
673 select SYS_SUPPORTS_BIG_ENDIAN
674 select SYS_SUPPORTS_NUMA
675 select SYS_SUPPORTS_SMP
676 select WAR_R10000_LLSC
681 select MIPS_L1_CACHE_SHIFT_7
682 select NUMA
683 help
684 This are the SGI Origin 200, Origin 2000 and Onyx 2 Graphics
685 workstations. To compile a Linux kernel that runs on these, say Y
686 here.
687
688config SGI_IP28

--- 19 unchanged lines hidden (view full) ---

708 select SGI_HAS_SEEQ
709 select SGI_HAS_WD93
710 select SGI_HAS_ZILOG
711 select SWAP_IO_SPACE
712 select SYS_HAS_CPU_R10000
713 select SYS_HAS_EARLY_PRINTK
714 select SYS_SUPPORTS_64BIT_KERNEL
715 select SYS_SUPPORTS_BIG_ENDIAN
677 select MIPS_L1_CACHE_SHIFT_7
678 select NUMA
679 help
680 This are the SGI Origin 200, Origin 2000 and Onyx 2 Graphics
681 workstations. To compile a Linux kernel that runs on these, say Y
682 here.
683
684config SGI_IP28

--- 19 unchanged lines hidden (view full) ---

704 select SGI_HAS_SEEQ
705 select SGI_HAS_WD93
706 select SGI_HAS_ZILOG
707 select SWAP_IO_SPACE
708 select SYS_HAS_CPU_R10000
709 select SYS_HAS_EARLY_PRINTK
710 select SYS_SUPPORTS_64BIT_KERNEL
711 select SYS_SUPPORTS_BIG_ENDIAN
712 select WAR_R10000_LLSC
716 select MIPS_L1_CACHE_SHIFT_7
717 help
718 This is the SGI Indigo2 with R10000 processor. To compile a Linux
719 kernel that runs on these, say Y here.
720
721config SGI_IP30
722 bool "SGI IP30 (Octane/Octane2)"
723 select ARCH_HAS_PHYS_TO_DMA

--- 10 unchanged lines hidden (view full) ---

734 select NR_CPUS_DEFAULT_2
735 select PCI_DRIVERS_GENERIC
736 select PCI_XTALK_BRIDGE
737 select SYS_HAS_EARLY_PRINTK
738 select SYS_HAS_CPU_R10000
739 select SYS_SUPPORTS_64BIT_KERNEL
740 select SYS_SUPPORTS_BIG_ENDIAN
741 select SYS_SUPPORTS_SMP
713 select MIPS_L1_CACHE_SHIFT_7
714 help
715 This is the SGI Indigo2 with R10000 processor. To compile a Linux
716 kernel that runs on these, say Y here.
717
718config SGI_IP30
719 bool "SGI IP30 (Octane/Octane2)"
720 select ARCH_HAS_PHYS_TO_DMA

--- 10 unchanged lines hidden (view full) ---

731 select NR_CPUS_DEFAULT_2
732 select PCI_DRIVERS_GENERIC
733 select PCI_XTALK_BRIDGE
734 select SYS_HAS_EARLY_PRINTK
735 select SYS_HAS_CPU_R10000
736 select SYS_SUPPORTS_64BIT_KERNEL
737 select SYS_SUPPORTS_BIG_ENDIAN
738 select SYS_SUPPORTS_SMP
739 select WAR_R10000_LLSC
742 select MIPS_L1_CACHE_SHIFT_7
743 select ARC_MEMORY
744 help
745 These are the SGI Octane and Octane2 graphics workstations. To
746 compile a Linux kernel that runs on these, say Y here.
747
748config SGI_IP32
749 bool "SGI IP32 (O2)"

--- 11 unchanged lines hidden (view full) ---

761 select R5000_CPU_SCACHE
762 select RM7000_CPU_SCACHE
763 select SYS_HAS_CPU_R5000
764 select SYS_HAS_CPU_R10000 if BROKEN
765 select SYS_HAS_CPU_RM7000
766 select SYS_HAS_CPU_NEVADA
767 select SYS_SUPPORTS_64BIT_KERNEL
768 select SYS_SUPPORTS_BIG_ENDIAN
740 select MIPS_L1_CACHE_SHIFT_7
741 select ARC_MEMORY
742 help
743 These are the SGI Octane and Octane2 graphics workstations. To
744 compile a Linux kernel that runs on these, say Y here.
745
746config SGI_IP32
747 bool "SGI IP32 (O2)"

--- 11 unchanged lines hidden (view full) ---

759 select R5000_CPU_SCACHE
760 select RM7000_CPU_SCACHE
761 select SYS_HAS_CPU_R5000
762 select SYS_HAS_CPU_R10000 if BROKEN
763 select SYS_HAS_CPU_RM7000
764 select SYS_HAS_CPU_NEVADA
765 select SYS_SUPPORTS_64BIT_KERNEL
766 select SYS_SUPPORTS_BIG_ENDIAN
767 select WAR_ICACHE_REFILLS
769 help
770 If you want this kernel to run on SGI O2 workstation, say Y here.
771
772config SIBYTE_CRHINE
773 bool "Sibyte BCM91120C-CRhine"
774 select BOOT_ELF32
775 select SIBYTE_BCM1120
776 select SWAP_IO_SPACE

--- 95 unchanged lines hidden (view full) ---

872 select GENERIC_ISA_DMA
873 select HAVE_EISA
874 select HAVE_PCSPKR_PLATFORM
875 select HAVE_PCI
876 select IRQ_MIPS_CPU
877 select I8253
878 select I8259
879 select ISA
768 help
769 If you want this kernel to run on SGI O2 workstation, say Y here.
770
771config SIBYTE_CRHINE
772 bool "Sibyte BCM91120C-CRhine"
773 select BOOT_ELF32
774 select SIBYTE_BCM1120
775 select SWAP_IO_SPACE

--- 95 unchanged lines hidden (view full) ---

871 select GENERIC_ISA_DMA
872 select HAVE_EISA
873 select HAVE_PCSPKR_PLATFORM
874 select HAVE_PCI
875 select IRQ_MIPS_CPU
876 select I8253
877 select I8259
878 select ISA
880 select MIPS_L1_CACHE_SHIFT_6
881 select SWAP_IO_SPACE if CPU_BIG_ENDIAN
882 select SYS_HAS_CPU_R4X00
883 select SYS_HAS_CPU_R5000
884 select SYS_HAS_CPU_R10000
885 select R5000_CPU_SCACHE
886 select SYS_HAS_EARLY_PRINTK
887 select SYS_SUPPORTS_32BIT_KERNEL
888 select SYS_SUPPORTS_64BIT_KERNEL
889 select SYS_SUPPORTS_BIG_ENDIAN
890 select SYS_SUPPORTS_HIGHMEM
891 select SYS_SUPPORTS_LITTLE_ENDIAN
879 select SWAP_IO_SPACE if CPU_BIG_ENDIAN
880 select SYS_HAS_CPU_R4X00
881 select SYS_HAS_CPU_R5000
882 select SYS_HAS_CPU_R10000
883 select R5000_CPU_SCACHE
884 select SYS_HAS_EARLY_PRINTK
885 select SYS_SUPPORTS_32BIT_KERNEL
886 select SYS_SUPPORTS_64BIT_KERNEL
887 select SYS_SUPPORTS_BIG_ENDIAN
888 select SYS_SUPPORTS_HIGHMEM
889 select SYS_SUPPORTS_LITTLE_ENDIAN
890 select WAR_R4600_V2_HIT_CACHEOP
892 help
893 The SNI RM200/300/400 are MIPS-based machines manufactured by
894 Siemens Nixdorf Informationssysteme (SNI), parent company of Pyramid
895 Technology and now in turn merged with Fujitsu. Say Y here to
896 support this machine type.
897
898config MACH_TX39XX
899 bool "Toshiba TX39 series based machines"
900
901config MACH_TX49XX
902 bool "Toshiba TX49 series based machines"
891 help
892 The SNI RM200/300/400 are MIPS-based machines manufactured by
893 Siemens Nixdorf Informationssysteme (SNI), parent company of Pyramid
894 Technology and now in turn merged with Fujitsu. Say Y here to
895 support this machine type.
896
897config MACH_TX39XX
898 bool "Toshiba TX39 series based machines"
899
900config MACH_TX49XX
901 bool "Toshiba TX49 series based machines"
902 select WAR_TX49XX_ICACHE_INDEX_INV
903
904config MIKROTIK_RB532
905 bool "Mikrotik RB532 boards"
906 select CEVT_R4K
907 select CSRC_R4K
908 select DMA_NONCOHERENT
909 select HAVE_PCI
910 select IRQ_MIPS_CPU

--- 351 unchanged lines hidden (view full) ---

1262 bool
1263
1264config PCI_XTALK_BRIDGE
1265 bool
1266
1267config NO_EXCEPT_FILL
1268 bool
1269
903
904config MIKROTIK_RB532
905 bool "Mikrotik RB532 boards"
906 select CEVT_R4K
907 select CSRC_R4K
908 select DMA_NONCOHERENT
909 select HAVE_PCI
910 select IRQ_MIPS_CPU

--- 351 unchanged lines hidden (view full) ---

1262 bool
1263
1264config PCI_XTALK_BRIDGE
1265 bool
1266
1267config NO_EXCEPT_FILL
1268 bool
1269
1270config SOC_PNX833X
1271 bool
1272 select CEVT_R4K
1273 select CSRC_R4K
1274 select IRQ_MIPS_CPU
1275 select DMA_NONCOHERENT
1276 select SYS_HAS_CPU_MIPS32_R2
1277 select SYS_SUPPORTS_32BIT_KERNEL
1278 select SYS_SUPPORTS_LITTLE_ENDIAN
1279 select SYS_SUPPORTS_BIG_ENDIAN
1280 select SYS_SUPPORTS_MIPS16
1281 select CPU_MIPSR2_IRQ_VI
1282
1283config SOC_PNX8335
1284 bool
1285 select SOC_PNX833X
1286
1287config MIPS_SPRAM
1288 bool
1289
1290config SWAP_IO_SPACE
1291 bool
1292
1293config SGI_HAS_INDYDOG
1294 bool

--- 320 unchanged lines hidden (view full) ---

1615
1616config CPU_P5600
1617 bool "MIPS Warrior P5600"
1618 depends on SYS_HAS_CPU_P5600
1619 select CPU_HAS_PREFETCH
1620 select CPU_SUPPORTS_32BIT_KERNEL
1621 select CPU_SUPPORTS_HIGHMEM
1622 select CPU_SUPPORTS_MSA
1270config MIPS_SPRAM
1271 bool
1272
1273config SWAP_IO_SPACE
1274 bool
1275
1276config SGI_HAS_INDYDOG
1277 bool

--- 320 unchanged lines hidden (view full) ---

1598
1599config CPU_P5600
1600 bool "MIPS Warrior P5600"
1601 depends on SYS_HAS_CPU_P5600
1602 select CPU_HAS_PREFETCH
1603 select CPU_SUPPORTS_32BIT_KERNEL
1604 select CPU_SUPPORTS_HIGHMEM
1605 select CPU_SUPPORTS_MSA
1623 select CPU_SUPPORTS_UNCACHED_ACCELERATED
1624 select CPU_SUPPORTS_CPUFREQ
1625 select CPU_MIPSR2_IRQ_VI
1626 select CPU_MIPSR2_IRQ_EI
1627 select HAVE_KVM
1628 select MIPS_O32_FP64_SUPPORT
1629 help
1630 Choose this option to build a kernel for MIPS Warrior P5600 CPU.
1631 It's based on MIPS32r5 ISA with XPA, EVA, dual/quad issue exec pipes,

--- 254 unchanged lines hidden (view full) ---

1886config SYS_SUPPORTS_ZBOOT
1887 bool
1888 select HAVE_KERNEL_GZIP
1889 select HAVE_KERNEL_BZIP2
1890 select HAVE_KERNEL_LZ4
1891 select HAVE_KERNEL_LZMA
1892 select HAVE_KERNEL_LZO
1893 select HAVE_KERNEL_XZ
1606 select CPU_SUPPORTS_CPUFREQ
1607 select CPU_MIPSR2_IRQ_VI
1608 select CPU_MIPSR2_IRQ_EI
1609 select HAVE_KVM
1610 select MIPS_O32_FP64_SUPPORT
1611 help
1612 Choose this option to build a kernel for MIPS Warrior P5600 CPU.
1613 It's based on MIPS32r5 ISA with XPA, EVA, dual/quad issue exec pipes,

--- 254 unchanged lines hidden (view full) ---

1868config SYS_SUPPORTS_ZBOOT
1869 bool
1870 select HAVE_KERNEL_GZIP
1871 select HAVE_KERNEL_BZIP2
1872 select HAVE_KERNEL_LZ4
1873 select HAVE_KERNEL_LZMA
1874 select HAVE_KERNEL_LZO
1875 select HAVE_KERNEL_XZ
1876 select HAVE_KERNEL_ZSTD
1894
1895config SYS_SUPPORTS_ZBOOT_UART16550
1896 bool
1897 select SYS_SUPPORTS_ZBOOT
1898
1899config SYS_SUPPORTS_ZBOOT_UART_PROM
1900 bool
1901 select SYS_SUPPORTS_ZBOOT

--- 731 unchanged lines hidden (view full) ---

2633 default 8
2634
2635config MIPS_ASID_BITS_VARIABLE
2636 bool
2637
2638config MIPS_CRC_SUPPORT
2639 bool
2640
1877
1878config SYS_SUPPORTS_ZBOOT_UART16550
1879 bool
1880 select SYS_SUPPORTS_ZBOOT
1881
1882config SYS_SUPPORTS_ZBOOT_UART_PROM
1883 bool
1884 select SYS_SUPPORTS_ZBOOT

--- 731 unchanged lines hidden (view full) ---

2616 default 8
2617
2618config MIPS_ASID_BITS_VARIABLE
2619 bool
2620
2621config MIPS_CRC_SUPPORT
2622 bool
2623
2624# R4600 erratum. Due to the lack of errata information the exact
2625# technical details aren't known. I've experimentally found that disabling
2626# interrupts during indexed I-cache flushes seems to be sufficient to deal
2627# with the issue.
2628config WAR_R4600_V1_INDEX_ICACHEOP
2629 bool
2630
2631# Pleasures of the R4600 V1.x. Cite from the IDT R4600 V1.7 errata:
2641#
2632#
2633# 18. The CACHE instructions Hit_Writeback_Invalidate_D, Hit_Writeback_D,
2634# Hit_Invalidate_D and Create_Dirty_Excl_D should only be
2635# executed if there is no other dcache activity. If the dcache is
2636# accessed for another instruction immeidately preceding when these
2637# cache instructions are executing, it is possible that the dcache
2638# tag match outputs used by these cache instructions will be
2639# incorrect. These cache instructions should be preceded by at least
2640# four instructions that are not any kind of load or store
2641# instruction.
2642#
2643# This is not allowed: lw
2644# nop
2645# nop
2646# nop
2647# cache Hit_Writeback_Invalidate_D
2648#
2649# This is allowed: lw
2650# nop
2651# nop
2652# nop
2653# nop
2654# cache Hit_Writeback_Invalidate_D
2655config WAR_R4600_V1_HIT_CACHEOP
2656 bool
2657
2658# Writeback and invalidate the primary cache dcache before DMA.
2659#
2660# R4600 v2.0 bug: "The CACHE instructions Hit_Writeback_Inv_D,
2661# Hit_Writeback_D, Hit_Invalidate_D and Create_Dirty_Exclusive_D will only
2662# operate correctly if the internal data cache refill buffer is empty. These
2663# CACHE instructions should be separated from any potential data cache miss
2664# by a load instruction to an uncached address to empty the response buffer."
2665# (Revision 2.0 device errata from IDT available on https://www.idt.com/
2666# in .pdf format.)
2667config WAR_R4600_V2_HIT_CACHEOP
2668 bool
2669
2670# From TX49/H2 manual: "If the instruction (i.e. CACHE) is issued for
2671# the line which this instruction itself exists, the following
2672# operation is not guaranteed."
2673#
2674# Workaround: do two phase flushing for Index_Invalidate_I
2675config WAR_TX49XX_ICACHE_INDEX_INV
2676 bool
2677
2678# The RM7000 processors and the E9000 cores have a bug (though PMC-Sierra
2679# opposes it being called that) where invalid instructions in the same
2680# I-cache line worth of instructions being fetched may case spurious
2681# exceptions.
2682config WAR_ICACHE_REFILLS
2683 bool
2684
2685# On the R10000 up to version 2.6 (not sure about 2.7) there is a bug that
2686# may cause ll / sc and lld / scd sequences to execute non-atomically.
2687config WAR_R10000_LLSC
2688 bool
2689
2690# 34K core erratum: "Problems Executing the TLBR Instruction"
2691config WAR_MIPS34K_MISSED_ITLB
2692 bool
2693
2694#
2642# - Highmem only makes sense for the 32-bit kernel.
2643# - The current highmem code will only work properly on physically indexed
2644# caches such as R3000, SB1, R7000 or those that look like they're virtually
2645# indexed such as R4000/R4400 SC and MC versions or R10000. So for the
2646# moment we protect the user and offer the highmem option only on machines
2647# where it's known to be safe. This will not offer highmem on a few systems
2648# such as MIPS32 and MIPS64 CPUs which may have virtual and physically
2649# indexed CPUs but we're playing safe.

--- 635 unchanged lines hidden ---
2695# - Highmem only makes sense for the 32-bit kernel.
2696# - The current highmem code will only work properly on physically indexed
2697# caches such as R3000, SB1, R7000 or those that look like they're virtually
2698# indexed such as R4000/R4400 SC and MC versions or R10000. So for the
2699# moment we protect the user and offer the highmem option only on machines
2700# where it's known to be safe. This will not offer highmem on a few systems
2701# such as MIPS32 and MIPS64 CPUs which may have virtual and physically
2702# indexed CPUs but we're playing safe.

--- 635 unchanged lines hidden ---