r8a77990.dtsi (f37a7767f6c4ec66c3df227ad4028e5390322202) r8a77990.dtsi (bc26b8f4e43acc4d2e3ae0bbf8f20515b4de5c5b)
1/* SPDX-License-Identifier: GPL-2.0 */
2/*
3 * Device Tree Source for the r8a77990 SoC
4 *
5 * Copyright (C) 2018 Renesas Electronics Corp.
6 */
7
8#include <dt-bindings/clock/renesas-cpg-mssr.h>

--- 36 unchanged lines hidden (view full) ---

45
46 pmu_a53 {
47 compatible = "arm,cortex-a53-pmu";
48 interrupts-extended = <&gic GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
49 interrupt-affinity = <&a53_0>;
50 };
51
52 psci {
1/* SPDX-License-Identifier: GPL-2.0 */
2/*
3 * Device Tree Source for the r8a77990 SoC
4 *
5 * Copyright (C) 2018 Renesas Electronics Corp.
6 */
7
8#include <dt-bindings/clock/renesas-cpg-mssr.h>

--- 36 unchanged lines hidden (view full) ---

45
46 pmu_a53 {
47 compatible = "arm,cortex-a53-pmu";
48 interrupts-extended = <&gic GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
49 interrupt-affinity = <&a53_0>;
50 };
51
52 psci {
53 compatible = "arm,psci-0.2";
53 compatible = "arm,psci-1.0", "arm,psci-0.2";
54 method = "smc";
55 };
56
57 soc: soc {
58 compatible = "simple-bus";
59 interrupt-parent = <&gic>;
60 #address-cells = <2>;
61 #size-cells = <2>;

--- 66 unchanged lines hidden --- 		54 method = "smc";
55 };
56
57 soc: soc {
58 compatible = "simple-bus";
59 interrupt-parent = <&gic>;
60 #address-cells = <2>;
61 #size-cells = <2>;

--- 66 unchanged lines hidden ---