r8a77970.dtsi (f66598b95dbac72365f5b81ffa61ca6357af6b22) r8a77970.dtsi (3cd0bd7d92bb54dc224e23dcb2cc319ff83b7b73)
1/*
2 * Device Tree Source for the r8a77970 SoC
3 *
4 * Copyright (C) 2016-2017 Renesas Electronics Corp.
5 * Copyright (C) 2017 Cogent Embedded, Inc.
6 *
7 * This file is licensed under the terms of the GNU General Public License
8 * version 2. This program is licensed "as is" without any warranty of any

--- 646 unchanged lines hidden (view full) ---

655 reg = <0>;
656 du_out_rgb: endpoint {
657 };
658 };
659
660 port@1 {
661 reg = <1>;
662 du_out_lvds0: endpoint {
1/*
2 * Device Tree Source for the r8a77970 SoC
3 *
4 * Copyright (C) 2016-2017 Renesas Electronics Corp.
5 * Copyright (C) 2017 Cogent Embedded, Inc.
6 *
7 * This file is licensed under the terms of the GNU General Public License
8 * version 2. This program is licensed "as is" without any warranty of any

--- 646 unchanged lines hidden (view full) ---

655 reg = <0>;
656 du_out_rgb: endpoint {
657 };
658 };
659
660 port@1 {
661 reg = <1>;
662 du_out_lvds0: endpoint {
663 remote-endpoint = <&lvds0_in>;
663 };
664 };
665 };
666 };
664 };
665 };
666 };
667 };
668
669 lvds0: lvds-encoder@feb90000 {
670 compatible = "renesas,r8a77970-lvds";
671 reg = <0 0xfeb90000 0 0x14>;
672 clocks = <&cpg CPG_MOD 727>;
673 power-domains = <&sysc R8A77970_PD_ALWAYS_ON>;
674 resets = <&cpg 727>;
675 status = "disabled";
676
677 ports {
678 #address-cells = <1>;
679 #size-cells = <0>;
680
681 port@0 {
682 reg = <0>;
683 lvds0_in: endpoint {
684 remote-endpoint =
685 <&du_out_lvds0>;
686 };
687 };
688 port@1 {
689 reg = <1>;
690 lvds0_out: endpoint {
691 };
692 };
693 };
694 };
667 };
668
669 timer {
670 compatible = "arm,armv8-timer";
671 interrupts-extended = <&gic GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
672 <&gic GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
673 <&gic GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
674 <&gic GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>;
675 };
676};
695 };
696
697 timer {
698 compatible = "arm,armv8-timer";
699 interrupts-extended = <&gic GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
700 <&gic GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
701 <&gic GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
702 <&gic GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>;
703 };
704};