r8a77970.dtsi (d2b860cb303fdeffa886c20bfbdbfd88cc52c85f) r8a77970.dtsi (faa5c3176a67ed53a5bfefdf8b5e91dab9785d0d)
1/*
2 * Device Tree Source for the r8a77970 SoC
3 *
4 * Copyright (C) 2016-2017 Renesas Electronics Corp.
5 * Copyright (C) 2017 Cogent Embedded, Inc.
6 *
7 * This file is licensed under the terms of the GNU General Public License
8 * version 2. This program is licensed "as is" without any warranty of any

--- 603 unchanged lines hidden (view full) ---

612 clocks = <&cpg CPG_MOD 812>;
613 power-domains = <&sysc R8A77970_PD_ALWAYS_ON>;
614 resets = <&cpg 812>;
615 phy-mode = "rgmii";
616 iommus = <&ipmmu_rt 3>;
617 #address-cells = <1>;
618 #size-cells = <0>;
619 };
1/*
2 * Device Tree Source for the r8a77970 SoC
3 *
4 * Copyright (C) 2016-2017 Renesas Electronics Corp.
5 * Copyright (C) 2017 Cogent Embedded, Inc.
6 *
7 * This file is licensed under the terms of the GNU General Public License
8 * version 2. This program is licensed "as is" without any warranty of any

--- 603 unchanged lines hidden (view full) ---

612 clocks = <&cpg CPG_MOD 812>;
613 power-domains = <&sysc R8A77970_PD_ALWAYS_ON>;
614 resets = <&cpg 812>;
615 phy-mode = "rgmii";
616 iommus = <&ipmmu_rt 3>;
617 #address-cells = <1>;
618 #size-cells = <0>;
619 };
620
621 fcpvd0: fcp@fea27000 {
622 compatible = "renesas,fcpv";
623 reg = <0 0xfea27000 0 0x200>;
624 clocks = <&cpg CPG_MOD 603>;
625 power-domains = <&sysc R8A77970_PD_ALWAYS_ON>;
626 resets = <&cpg 603>;
627 };
620 };
621
622 timer {
623 compatible = "arm,armv8-timer";
624 interrupts-extended = <&gic GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
625 <&gic GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
626 <&gic GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
627 <&gic GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>;
628 };
629};
628 };
629
630 timer {
631 compatible = "arm,armv8-timer";
632 interrupts-extended = <&gic GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
633 <&gic GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
634 <&gic GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
635 <&gic GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>;
636 };
637};