socfpga.c (c57d5621d2f2dc238f4b9c4d00b2a54187a75445) socfpga.c (cd871d517d46f26943f3c8f61c0d2ac6665da6a2)
1/*
2 * Copyright (C) 2012-2015 Altera Corporation
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; either version 2 of the License, or
7 * (at your option) any later version.
8 *

--- 60 unchanged lines hidden (view full) ---

69
70 if (mode == REBOOT_HARD)
71 temp |= RSTMGR_CTRL_SWCOLDRSTREQ;
72 else
73 temp |= RSTMGR_CTRL_SWWARMRSTREQ;
74 writel(temp, rst_manager_base_addr + SOCFPGA_RSTMGR_CTRL);
75}
76
1/*
2 * Copyright (C) 2012-2015 Altera Corporation
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; either version 2 of the License, or
7 * (at your option) any later version.
8 *

--- 60 unchanged lines hidden (view full) ---

69
70 if (mode == REBOOT_HARD)
71 temp |= RSTMGR_CTRL_SWCOLDRSTREQ;
72 else
73 temp |= RSTMGR_CTRL_SWWARMRSTREQ;
74 writel(temp, rst_manager_base_addr + SOCFPGA_RSTMGR_CTRL);
75}
76
77static void socfpga_arria10_restart(enum reboot_mode mode, const char *cmd)
78{
79 u32 temp;
80
81 temp = readl(rst_manager_base_addr + SOCFPGA_A10_RSTMGR_CTRL);
82
83 if (mode == REBOOT_HARD)
84 temp |= RSTMGR_CTRL_SWCOLDRSTREQ;
85 else
86 temp |= RSTMGR_CTRL_SWWARMRSTREQ;
87 writel(temp, rst_manager_base_addr + SOCFPGA_A10_RSTMGR_CTRL);
88}
89
77static const char *altera_dt_match[] = {
78 "altr,socfpga",
79 NULL
80};
81
82DT_MACHINE_START(SOCFPGA, "Altera SOCFPGA")
83 .l2c_aux_val = 0,
84 .l2c_aux_mask = ~0,
85 .init_irq = socfpga_init_irq,
86 .restart = socfpga_cyclone5_restart,
87 .dt_compat = altera_dt_match,
88MACHINE_END
90static const char *altera_dt_match[] = {
91 "altr,socfpga",
92 NULL
93};
94
95DT_MACHINE_START(SOCFPGA, "Altera SOCFPGA")
96 .l2c_aux_val = 0,
97 .l2c_aux_mask = ~0,
98 .init_irq = socfpga_init_irq,
99 .restart = socfpga_cyclone5_restart,
100 .dt_compat = altera_dt_match,
101MACHINE_END
102
103static const char *altera_a10_dt_match[] = {
104 "altr,socfpga-arria10",
105 NULL
106};
107
108DT_MACHINE_START(SOCFPGA_A10, "Altera SOCFPGA Arria10")
109 .l2c_aux_val = 0,
110 .l2c_aux_mask = ~0,
111 .init_irq = socfpga_init_irq,
112 .restart = socfpga_arria10_restart,
113 .dt_compat = altera_a10_dt_match,
114MACHINE_END