sram.S (99f143b316b056a86c8226c15882cc0718f0b3b0) | sram.S (c2d43e39c7c303db53facd0bea44b66f263e3f35) |
---|---|
1/* 2 * linux/arch/arm/plat-omap/sram-fn.S 3 * 4 * Functions that need to be run in internal SRAM 5 * 6 * This program is free software; you can redistribute it and/or modify 7 * it under the terms of the GNU General Public License version 2 as 8 * published by the Free Software Foundation. --- 4 unchanged lines hidden (view full) --- 13#include <asm/arch/io.h> 14#include <asm/hardware.h> 15 16 .text 17 18/* 19 * Reprograms ULPD and CKCTL. 20 */ | 1/* 2 * linux/arch/arm/plat-omap/sram-fn.S 3 * 4 * Functions that need to be run in internal SRAM 5 * 6 * This program is free software; you can redistribute it and/or modify 7 * it under the terms of the GNU General Public License version 2 as 8 * published by the Free Software Foundation. --- 4 unchanged lines hidden (view full) --- 13#include <asm/arch/io.h> 14#include <asm/hardware.h> 15 16 .text 17 18/* 19 * Reprograms ULPD and CKCTL. 20 */ |
21ENTRY(sram_reprogram_clock) | 21ENTRY(omap1_sram_reprogram_clock) |
22 stmfd sp!, {r0 - r12, lr} @ save registers on stack 23 24 mov r2, #IO_ADDRESS(DPLL_CTL) & 0xff000000 25 orr r2, r2, #IO_ADDRESS(DPLL_CTL) & 0x00ff0000 26 orr r2, r2, #IO_ADDRESS(DPLL_CTL) & 0x0000ff00 27 28 mov r3, #IO_ADDRESS(ARM_CKCTL) & 0xff000000 29 orr r3, r3, #IO_ADDRESS(ARM_CKCTL) & 0x00ff0000 --- 18 unchanged lines hidden (view full) --- 48lock: ldrh r4, [r2], #0 @ read back dpll value 49 tst r0, #1 << 4 @ want lock mode? 50 beq out @ nope 51 tst r4, #1 << 0 @ dpll rate locked? 52 beq lock @ try again 53 54out: 55 ldmfd sp!, {r0 - r12, pc} @ restore regs and return | 22 stmfd sp!, {r0 - r12, lr} @ save registers on stack 23 24 mov r2, #IO_ADDRESS(DPLL_CTL) & 0xff000000 25 orr r2, r2, #IO_ADDRESS(DPLL_CTL) & 0x00ff0000 26 orr r2, r2, #IO_ADDRESS(DPLL_CTL) & 0x0000ff00 27 28 mov r3, #IO_ADDRESS(ARM_CKCTL) & 0xff000000 29 orr r3, r3, #IO_ADDRESS(ARM_CKCTL) & 0x00ff0000 --- 18 unchanged lines hidden (view full) --- 48lock: ldrh r4, [r2], #0 @ read back dpll value 49 tst r0, #1 << 4 @ want lock mode? 50 beq out @ nope 51 tst r4, #1 << 0 @ dpll rate locked? 52 beq lock @ try again 53 54out: 55 ldmfd sp!, {r0 - r12, pc} @ restore regs and return |
56ENTRY(sram_reprogram_clock_sz) 57 .word . - sram_reprogram_clock | 56ENTRY(omap1_sram_reprogram_clock_sz) 57 .word . - omap1_sram_reprogram_clock |