mxc.h (9bbef18750b34fa1d476e46a7833867b49f856c4) mxc.h (5739b919cf6c1395f3f58dd7759bf0555fb68769)
1/*
1/*
2 * Copyright 2004-2007, 2010 Freescale Semiconductor, Inc. All Rights Reserved.
2 * Copyright 2004-2007, 2010-2015 Freescale Semiconductor, Inc.
3 * Copyright (C) 2008 Juergen Beisert (kernel@pengutronix.de)
4 *
5 * This program is free software; you can redistribute it and/or
6 * modify it under the terms of the GNU General Public License
7 * as published by the Free Software Foundation; either version 2
8 * of the License, or (at your option) any later version.
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of

--- 22 unchanged lines hidden (view full) ---

33#define MXC_CPU_MX31 31
34#define MXC_CPU_MX35 35
35#define MXC_CPU_MX51 51
36#define MXC_CPU_MX53 53
37#define MXC_CPU_IMX6SL 0x60
38#define MXC_CPU_IMX6DL 0x61
39#define MXC_CPU_IMX6SX 0x62
40#define MXC_CPU_IMX6Q 0x63
3 * Copyright (C) 2008 Juergen Beisert (kernel@pengutronix.de)
4 *
5 * This program is free software; you can redistribute it and/or
6 * modify it under the terms of the GNU General Public License
7 * as published by the Free Software Foundation; either version 2
8 * of the License, or (at your option) any later version.
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of

--- 22 unchanged lines hidden (view full) ---

33#define MXC_CPU_MX31 31
34#define MXC_CPU_MX35 35
35#define MXC_CPU_MX51 51
36#define MXC_CPU_MX53 53
37#define MXC_CPU_IMX6SL 0x60
38#define MXC_CPU_IMX6DL 0x61
39#define MXC_CPU_IMX6SX 0x62
40#define MXC_CPU_IMX6Q 0x63
41#define MXC_CPU_IMX7D 0x72
41
42#define IMX_DDR_TYPE_LPDDR2 1
43
44#ifndef __ASSEMBLY__
45extern unsigned int __mxc_cpu_type;
46#endif
47
48#ifdef CONFIG_SOC_IMX1

--- 115 unchanged lines hidden (view full) ---

164 return __mxc_cpu_type == MXC_CPU_IMX6SX;
165}
166
167static inline bool cpu_is_imx6q(void)
168{
169 return __mxc_cpu_type == MXC_CPU_IMX6Q;
170}
171
42
43#define IMX_DDR_TYPE_LPDDR2 1
44
45#ifndef __ASSEMBLY__
46extern unsigned int __mxc_cpu_type;
47#endif
48
49#ifdef CONFIG_SOC_IMX1

--- 115 unchanged lines hidden (view full) ---

165 return __mxc_cpu_type == MXC_CPU_IMX6SX;
166}
167
168static inline bool cpu_is_imx6q(void)
169{
170 return __mxc_cpu_type == MXC_CPU_IMX6Q;
171}
172
173static inline bool cpu_is_imx7d(void)
174{
175 return __mxc_cpu_type == MXC_CPU_IMX7D;
176}
177
172struct cpu_op {
173 u32 cpu_rate;
174};
175
176int tzic_enable_wake(void);
177
178extern struct cpu_op *(*get_cpu_op)(int *op);
179#endif
180
181#define cpu_is_mx3() (cpu_is_mx31() || cpu_is_mx35())
182#define cpu_is_mx2() (cpu_is_mx21() || cpu_is_mx27())
183
184#endif /* __ASM_ARCH_MXC_H__ */
178struct cpu_op {
179 u32 cpu_rate;
180};
181
182int tzic_enable_wake(void);
183
184extern struct cpu_op *(*get_cpu_op)(int *op);
185#endif
186
187#define cpu_is_mx3() (cpu_is_mx31() || cpu_is_mx35())
188#define cpu_is_mx2() (cpu_is_mx21() || cpu_is_mx27())
189
190#endif /* __ASM_ARCH_MXC_H__ */