xref: /titanic_50/usr/src/uts/common/io/e1000api/e1000_mbx.h (revision 4f364e7c95ee7fd9d5bbeddc1940e92405bb0e72)
1 /******************************************************************************
2 
3   Copyright (c) 2001-2010, Intel Corporation
4   All rights reserved.
5 
6   Redistribution and use in source and binary forms, with or without
7   modification, are permitted provided that the following conditions are met:
8 
9    1. Redistributions of source code must retain the above copyright notice,
10       this list of conditions and the following disclaimer.
11 
12    2. Redistributions in binary form must reproduce the above copyright
13       notice, this list of conditions and the following disclaimer in the
14       documentation and/or other materials provided with the distribution.
15 
16    3. Neither the name of the Intel Corporation nor the names of its
17       contributors may be used to endorse or promote products derived from
18       this software without specific prior written permission.
19 
20   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23   ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30   POSSIBILITY OF SUCH DAMAGE.
31 
32 ******************************************************************************/
33 /*$FreeBSD$*/
34 
35 #ifndef _E1000_MBX_H_
36 #define _E1000_MBX_H_
37 
38 #ifdef __cplusplus
39 extern "C" {
40 #endif
41 
42 #include "e1000_api.h"
43 
44 /* Define mailbox register bits */
45 #define E1000_V2PMAILBOX_REQ   0x00000001 /* Request for PF Ready bit */
46 #define E1000_V2PMAILBOX_ACK   0x00000002 /* Ack PF message received */
47 #define E1000_V2PMAILBOX_VFU   0x00000004 /* VF owns the mailbox buffer */
48 #define E1000_V2PMAILBOX_PFU   0x00000008 /* PF owns the mailbox buffer */
49 #define E1000_V2PMAILBOX_PFSTS 0x00000010 /* PF wrote a message in the MB */
50 #define E1000_V2PMAILBOX_PFACK 0x00000020 /* PF ack the previous VF msg */
51 #define E1000_V2PMAILBOX_RSTI  0x00000040 /* PF has reset indication */
52 #define E1000_V2PMAILBOX_RSTD  0x00000080 /* PF has indicated reset done */
53 #define E1000_V2PMAILBOX_R2C_BITS 0x000000B0 /* All read to clear bits */
54 
55 #define E1000_P2VMAILBOX_STS   0x00000001 /* Initiate message send to VF */
56 #define E1000_P2VMAILBOX_ACK   0x00000002 /* Ack message recv'd from VF */
57 #define E1000_P2VMAILBOX_VFU   0x00000004 /* VF owns the mailbox buffer */
58 #define E1000_P2VMAILBOX_PFU   0x00000008 /* PF owns the mailbox buffer */
59 #define E1000_P2VMAILBOX_RVFU  0x00000010 /* Reset VFU - used when VF stuck */
60 
61 #define E1000_MBVFICR_VFREQ_MASK 0x000000FF /* bits for VF messages */
62 #define E1000_MBVFICR_VFREQ_VF1  0x00000001 /* bit for VF 1 message */
63 #define E1000_MBVFICR_VFACK_MASK 0x00FF0000 /* bits for VF acks */
64 #define E1000_MBVFICR_VFACK_VF1  0x00010000 /* bit for VF 1 ack */
65 
66 #define E1000_VFMAILBOX_SIZE   16 /* 16 32 bit words - 64 bytes */
67 
68 /* If it's a E1000_VF_* msg then it originates in the VF and is sent to the
69  * PF.  The reverse is TRUE if it is E1000_PF_*.
70  * Message ACK's are the value or'd with 0xF0000000
71  */
72 #define E1000_VT_MSGTYPE_ACK      0x80000000  /* Messages below or'd with
73                                                * this are the ACK */
74 #define E1000_VT_MSGTYPE_NACK     0x40000000  /* Messages below or'd with
75                                                * this are the NACK */
76 #define E1000_VT_MSGTYPE_CTS      0x20000000  /* Indicates that VF is still
77                                                  clear to send requests */
78 #define E1000_VT_MSGINFO_SHIFT    16
79 /* bits 23:16 are used for exra info for certain messages */
80 #define E1000_VT_MSGINFO_MASK     (0xFF << E1000_VT_MSGINFO_SHIFT)
81 
82 #define E1000_VF_RESET            0x01 /* VF requests reset */
83 #define E1000_VF_SET_MAC_ADDR     0x02 /* VF requests to set MAC addr */
84 #define E1000_VF_SET_MULTICAST    0x03 /* VF requests to set MC addr */
85 #define E1000_VF_SET_MULTICAST_COUNT_MASK (0x1F << E1000_VT_MSGINFO_SHIFT)
86 #define E1000_VF_SET_MULTICAST_OVERFLOW   (0x80 << E1000_VT_MSGINFO_SHIFT)
87 #define E1000_VF_SET_VLAN         0x04 /* VF requests to set VLAN */
88 #define E1000_VF_SET_VLAN_ADD             (0x01 << E1000_VT_MSGINFO_SHIFT)
89 #define E1000_VF_SET_LPE          0x05 /* VF requests to set VMOLR.LPE */
90 #define E1000_VF_SET_PROMISC      0x06 /*VF requests to clear VMOLR.ROPE/MPME*/
91 #define E1000_VF_SET_PROMISC_UNICAST      (0x01 << E1000_VT_MSGINFO_SHIFT)
92 #define E1000_VF_SET_PROMISC_MULTICAST    (0x02 << E1000_VT_MSGINFO_SHIFT)
93 
94 #define E1000_PF_CONTROL_MSG      0x0100 /* PF control message */
95 
96 #define E1000_VF_MBX_INIT_TIMEOUT 2000 /* number of retries on mailbox */
97 #define E1000_VF_MBX_INIT_DELAY   500  /* microseconds between retries */
98 
99 s32 e1000_read_mbx(struct e1000_hw *, u32 *, u16, u16);
100 s32 e1000_write_mbx(struct e1000_hw *, u32 *, u16, u16);
101 s32 e1000_read_posted_mbx(struct e1000_hw *, u32 *, u16, u16);
102 s32 e1000_write_posted_mbx(struct e1000_hw *, u32 *, u16, u16);
103 s32 e1000_check_for_msg(struct e1000_hw *, u16);
104 s32 e1000_check_for_ack(struct e1000_hw *, u16);
105 s32 e1000_check_for_rst(struct e1000_hw *, u16);
106 void e1000_init_mbx_ops_generic(struct e1000_hw *hw);
107 s32 e1000_init_mbx_params_vf(struct e1000_hw *);
108 s32 e1000_init_mbx_params_pf(struct e1000_hw *);
109 
110 #ifdef __cplusplus
111 }
112 #endif
113 
114 #endif /* _E1000_MBX_H_ */
115