1 /* $OpenBSD: if_skreg.h,v 1.10 2003/08/12 05:23:06 nate Exp $ */ 2 3 /* 4 * Copyright (c) 1997, 1998, 1999, 2000 5 * Bill Paul <wpaul@ctr.columbia.edu>. All rights reserved. 6 * 7 * Redistribution and use in source and binary forms, with or without 8 * modification, are permitted provided that the following conditions 9 * are met: 10 * 1. Redistributions of source code must retain the above copyright 11 * notice, this list of conditions and the following disclaimer. 12 * 2. Redistributions in binary form must reproduce the above copyright 13 * notice, this list of conditions and the following disclaimer in the 14 * documentation and/or other materials provided with the distribution. 15 * 3. All advertising materials mentioning features or use of this software 16 * must display the following acknowledgement: 17 * This product includes software developed by Bill Paul. 18 * 4. Neither the name of the author nor the names of any co-contributors 19 * may be used to endorse or promote products derived from this software 20 * without specific prior written permission. 21 * 22 * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND 23 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 25 * ARE DISCLAIMED. IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD 26 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 27 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 28 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 29 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 30 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 31 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF 32 * THE POSSIBILITY OF SUCH DAMAGE. 33 * 34 * $FreeBSD$ 35 */ 36 37 /* 38 * Copyright (c) 2003 Nathan L. Binkert <binkertn@umich.edu> 39 * 40 * Permission to use, copy, modify, and distribute this software for any 41 * purpose with or without fee is hereby granted, provided that the above 42 * copyright notice and this permission notice appear in all copies. 43 * 44 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES 45 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF 46 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR 47 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES 48 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN 49 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF 50 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. 51 */ 52 53 /* Values to keep the different chip revisions apart */ 54 #define SK_GENESIS 0 55 #define SK_YUKON 1 56 57 /* 58 * SysKonnect PCI vendor ID 59 */ 60 #define VENDORID_SK 0x1148 61 62 /* 63 * SK-NET gigabit ethernet device IDs 64 */ 65 #define DEVICEID_SK_V1 0x4300 66 #define DEVICEID_SK_V2 0x4320 67 68 /* 69 * 3Com PCI vendor ID 70 */ 71 #define VENDORID_3COM 0x10b7 72 73 /* 74 * 3Com gigabit ethernet device ID 75 */ 76 #define DEVICEID_3COM_3C940 0x1700 77 78 /* 79 * GEnesis registers. The GEnesis chip has a 256-byte I/O window 80 * but internally it has a 16K register space. This 16K space is 81 * divided into 128-byte blocks. The first 128 bytes of the I/O 82 * window represent the first block, which is permanently mapped 83 * at the start of the window. The other 127 blocks can be mapped 84 * to the second 128 bytes of the I/O window by setting the desired 85 * block value in the RAP register in block 0. Not all of the 127 86 * blocks are actually used. Most registers are 32 bits wide, but 87 * there are a few 16-bit and 8-bit ones as well. 88 */ 89 90 91 /* Start of remappable register window. */ 92 #define SK_WIN_BASE 0x0080 93 94 /* Size of a window */ 95 #define SK_WIN_LEN 0x80 96 97 #define SK_WIN_MASK 0x3F80 98 #define SK_REG_MASK 0x7F 99 100 /* Compute the window of a given register (for the RAP register) */ 101 #define SK_WIN(reg) (((reg) & SK_WIN_MASK) / SK_WIN_LEN) 102 103 /* Compute the relative offset of a register within the window */ 104 #define SK_REG(reg) ((reg) & SK_REG_MASK) 105 106 #define SK_PORT_A 0 107 #define SK_PORT_B 1 108 109 /* 110 * Compute offset of port-specific register. Since there are two 111 * ports, there are two of some GEnesis modules (e.g. two sets of 112 * DMA queues, two sets of FIFO control registers, etc...). Normally, 113 * the block for port 0 is at offset 0x0 and the block for port 1 is 114 * at offset 0x80 (i.e. the next page over). However for the transmit 115 * BMUs and RAMbuffers, there are two blocks for each port: one for 116 * the sync transmit queue and one for the async queue (which we don't 117 * use). However instead of ordering them like this: 118 * TX sync 1 / TX sync 2 / TX async 1 / TX async 2 119 * SysKonnect has instead ordered them like this: 120 * TX sync 1 / TX async 1 / TX sync 2 / TX async 2 121 * This means that when referencing the TX BMU and RAMbuffer registers, 122 * we have to double the block offset (0x80 * 2) in order to reach the 123 * second queue. This prevents us from using the same formula 124 * (sk_port * 0x80) to compute the offsets for all of the port-specific 125 * blocks: we need an extra offset for the BMU and RAMbuffer registers. 126 * The simplest thing is to provide an extra argument to these macros: 127 * the 'skip' parameter. The 'skip' value is the number of extra pages 128 * for skip when computing the port0/port1 offsets. For most registers, 129 * the skip value is 0; for the BMU and RAMbuffer registers, it's 1. 130 */ 131 #define SK_IF_READ_4(sc_if, skip, reg) \ 132 sk_win_read_4(sc_if->sk_softc, reg + \ 133 ((sc_if->sk_port * (skip + 1)) * SK_WIN_LEN)) 134 #define SK_IF_READ_2(sc_if, skip, reg) \ 135 sk_win_read_2(sc_if->sk_softc, reg + \ 136 ((sc_if->sk_port * (skip + 1)) * SK_WIN_LEN)) 137 #define SK_IF_READ_1(sc_if, skip, reg) \ 138 sk_win_read_1(sc_if->sk_softc, reg + \ 139 ((sc_if->sk_port * (skip + 1)) * SK_WIN_LEN)) 140 141 #define SK_IF_WRITE_4(sc_if, skip, reg, val) \ 142 sk_win_write_4(sc_if->sk_softc, \ 143 reg + ((sc_if->sk_port * (skip + 1)) * SK_WIN_LEN), val) 144 #define SK_IF_WRITE_2(sc_if, skip, reg, val) \ 145 sk_win_write_2(sc_if->sk_softc, \ 146 reg + ((sc_if->sk_port * (skip + 1)) * SK_WIN_LEN), val) 147 #define SK_IF_WRITE_1(sc_if, skip, reg, val) \ 148 sk_win_write_1(sc_if->sk_softc, \ 149 reg + ((sc_if->sk_port * (skip + 1)) * SK_WIN_LEN), val) 150 151 /* Block 0 registers, permanently mapped at iobase. */ 152 #define SK_RAP 0x0000 153 #define SK_CSR 0x0004 154 #define SK_LED 0x0006 155 #define SK_ISR 0x0008 /* interrupt source */ 156 #define SK_IMR 0x000C /* interrupt mask */ 157 #define SK_IESR 0x0010 /* interrupt hardware error source */ 158 #define SK_IEMR 0x0014 /* interrupt hardware error mask */ 159 #define SK_ISSR 0x0018 /* special interrupt source */ 160 #define SK_XM_IMR0 0x0020 161 #define SK_XM_ISR0 0x0028 162 #define SK_XM_PHYADDR0 0x0030 163 #define SK_XM_PHYDATA0 0x0034 164 #define SK_XM_IMR1 0x0040 165 #define SK_XM_ISR1 0x0048 166 #define SK_XM_PHYADDR1 0x0050 167 #define SK_XM_PHYDATA1 0x0054 168 #define SK_BMU_RX_CSR0 0x0060 169 #define SK_BMU_RX_CSR1 0x0064 170 #define SK_BMU_TXS_CSR0 0x0068 171 #define SK_BMU_TXA_CSR0 0x006C 172 #define SK_BMU_TXS_CSR1 0x0070 173 #define SK_BMU_TXA_CSR1 0x0074 174 175 /* SK_CSR register */ 176 #define SK_CSR_SW_RESET 0x0001 177 #define SK_CSR_SW_UNRESET 0x0002 178 #define SK_CSR_MASTER_RESET 0x0004 179 #define SK_CSR_MASTER_UNRESET 0x0008 180 #define SK_CSR_MASTER_STOP 0x0010 181 #define SK_CSR_MASTER_DONE 0x0020 182 #define SK_CSR_SW_IRQ_CLEAR 0x0040 183 #define SK_CSR_SW_IRQ_SET 0x0080 184 #define SK_CSR_SLOTSIZE 0x0100 /* 1 == 64 bits, 0 == 32 */ 185 #define SK_CSR_BUSCLOCK 0x0200 /* 1 == 33/66 Mhz, = 33 */ 186 187 /* SK_LED register */ 188 #define SK_LED_GREEN_OFF 0x01 189 #define SK_LED_GREEN_ON 0x02 190 191 /* SK_ISR register */ 192 #define SK_ISR_TX2_AS_CHECK 0x00000001 193 #define SK_ISR_TX2_AS_EOF 0x00000002 194 #define SK_ISR_TX2_AS_EOB 0x00000004 195 #define SK_ISR_TX2_S_CHECK 0x00000008 196 #define SK_ISR_TX2_S_EOF 0x00000010 197 #define SK_ISR_TX2_S_EOB 0x00000020 198 #define SK_ISR_TX1_AS_CHECK 0x00000040 199 #define SK_ISR_TX1_AS_EOF 0x00000080 200 #define SK_ISR_TX1_AS_EOB 0x00000100 201 #define SK_ISR_TX1_S_CHECK 0x00000200 202 #define SK_ISR_TX1_S_EOF 0x00000400 203 #define SK_ISR_TX1_S_EOB 0x00000800 204 #define SK_ISR_RX2_CHECK 0x00001000 205 #define SK_ISR_RX2_EOF 0x00002000 206 #define SK_ISR_RX2_EOB 0x00004000 207 #define SK_ISR_RX1_CHECK 0x00008000 208 #define SK_ISR_RX1_EOF 0x00010000 209 #define SK_ISR_RX1_EOB 0x00020000 210 #define SK_ISR_LINK2_OFLOW 0x00040000 211 #define SK_ISR_MAC2 0x00080000 212 #define SK_ISR_LINK1_OFLOW 0x00100000 213 #define SK_ISR_MAC1 0x00200000 214 #define SK_ISR_TIMER 0x00400000 215 #define SK_ISR_EXTERNAL_REG 0x00800000 216 #define SK_ISR_SW 0x01000000 217 #define SK_ISR_I2C_RDY 0x02000000 218 #define SK_ISR_TX2_TIMEO 0x04000000 219 #define SK_ISR_TX1_TIMEO 0x08000000 220 #define SK_ISR_RX2_TIMEO 0x10000000 221 #define SK_ISR_RX1_TIMEO 0x20000000 222 #define SK_ISR_RSVD 0x40000000 223 #define SK_ISR_HWERR 0x80000000 224 225 /* SK_IMR register */ 226 #define SK_IMR_TX2_AS_CHECK 0x00000001 227 #define SK_IMR_TX2_AS_EOF 0x00000002 228 #define SK_IMR_TX2_AS_EOB 0x00000004 229 #define SK_IMR_TX2_S_CHECK 0x00000008 230 #define SK_IMR_TX2_S_EOF 0x00000010 231 #define SK_IMR_TX2_S_EOB 0x00000020 232 #define SK_IMR_TX1_AS_CHECK 0x00000040 233 #define SK_IMR_TX1_AS_EOF 0x00000080 234 #define SK_IMR_TX1_AS_EOB 0x00000100 235 #define SK_IMR_TX1_S_CHECK 0x00000200 236 #define SK_IMR_TX1_S_EOF 0x00000400 237 #define SK_IMR_TX1_S_EOB 0x00000800 238 #define SK_IMR_RX2_CHECK 0x00001000 239 #define SK_IMR_RX2_EOF 0x00002000 240 #define SK_IMR_RX2_EOB 0x00004000 241 #define SK_IMR_RX1_CHECK 0x00008000 242 #define SK_IMR_RX1_EOF 0x00010000 243 #define SK_IMR_RX1_EOB 0x00020000 244 #define SK_IMR_LINK2_OFLOW 0x00040000 245 #define SK_IMR_MAC2 0x00080000 246 #define SK_IMR_LINK1_OFLOW 0x00100000 247 #define SK_IMR_MAC1 0x00200000 248 #define SK_IMR_TIMER 0x00400000 249 #define SK_IMR_EXTERNAL_REG 0x00800000 250 #define SK_IMR_SW 0x01000000 251 #define SK_IMR_I2C_RDY 0x02000000 252 #define SK_IMR_TX2_TIMEO 0x04000000 253 #define SK_IMR_TX1_TIMEO 0x08000000 254 #define SK_IMR_RX2_TIMEO 0x10000000 255 #define SK_IMR_RX1_TIMEO 0x20000000 256 #define SK_IMR_RSVD 0x40000000 257 #define SK_IMR_HWERR 0x80000000 258 259 #define SK_INTRS1 \ 260 (SK_IMR_RX1_EOF|SK_IMR_TX1_S_EOF|SK_IMR_MAC1) 261 262 #define SK_INTRS2 \ 263 (SK_IMR_RX2_EOF|SK_IMR_TX2_S_EOF|SK_IMR_MAC2) 264 265 /* SK_IESR register */ 266 #define SK_IESR_PAR_RX2 0x00000001 267 #define SK_IESR_PAR_RX1 0x00000002 268 #define SK_IESR_PAR_MAC2 0x00000004 269 #define SK_IESR_PAR_MAC1 0x00000008 270 #define SK_IESR_PAR_WR_RAM 0x00000010 271 #define SK_IESR_PAR_RD_RAM 0x00000020 272 #define SK_IESR_NO_TSTAMP_MAC2 0x00000040 273 #define SK_IESR_NO_TSTAMO_MAC1 0x00000080 274 #define SK_IESR_NO_STS_MAC2 0x00000100 275 #define SK_IESR_NO_STS_MAC1 0x00000200 276 #define SK_IESR_IRQ_STS 0x00000400 277 #define SK_IESR_MASTERERR 0x00000800 278 279 /* SK_IEMR register */ 280 #define SK_IEMR_PAR_RX2 0x00000001 281 #define SK_IEMR_PAR_RX1 0x00000002 282 #define SK_IEMR_PAR_MAC2 0x00000004 283 #define SK_IEMR_PAR_MAC1 0x00000008 284 #define SK_IEMR_PAR_WR_RAM 0x00000010 285 #define SK_IEMR_PAR_RD_RAM 0x00000020 286 #define SK_IEMR_NO_TSTAMP_MAC2 0x00000040 287 #define SK_IEMR_NO_TSTAMO_MAC1 0x00000080 288 #define SK_IEMR_NO_STS_MAC2 0x00000100 289 #define SK_IEMR_NO_STS_MAC1 0x00000200 290 #define SK_IEMR_IRQ_STS 0x00000400 291 #define SK_IEMR_MASTERERR 0x00000800 292 293 /* Block 2 */ 294 #define SK_MAC0_0 0x0100 295 #define SK_MAC0_1 0x0104 296 #define SK_MAC1_0 0x0108 297 #define SK_MAC1_1 0x010C 298 #define SK_MAC2_0 0x0110 299 #define SK_MAC2_1 0x0114 300 #define SK_CONNTYPE 0x0118 301 #define SK_PMDTYPE 0x0119 302 #define SK_CONFIG 0x011A 303 #define SK_CHIPVER 0x011B 304 #define SK_EPROM0 0x011C 305 #define SK_EPROM1 0x011D 306 #define SK_EPROM2 0x011E 307 #define SK_EPROM3 0x011F 308 #define SK_EP_ADDR 0x0120 309 #define SK_EP_DATA 0x0124 310 #define SK_EP_LOADCTL 0x0128 311 #define SK_EP_LOADTST 0x0129 312 #define SK_TIMERINIT 0x0130 313 #define SK_TIMER 0x0134 314 #define SK_TIMERCTL 0x0138 315 #define SK_TIMERTST 0x0139 316 #define SK_IMTIMERINIT 0x0140 317 #define SK_IMTIMER 0x0144 318 #define SK_IMTIMERCTL 0x0148 319 #define SK_IMTIMERTST 0x0149 320 #define SK_IMMR 0x014C 321 #define SK_IHWEMR 0x0150 322 #define SK_TESTCTL1 0x0158 323 #define SK_TESTCTL2 0x0159 324 #define SK_GPIO 0x015C 325 #define SK_I2CHWCTL 0x0160 326 #define SK_I2CHWDATA 0x0164 327 #define SK_I2CHWIRQ 0x0168 328 #define SK_I2CSW 0x016C 329 #define SK_BLNKINIT 0x0170 330 #define SK_BLNKCOUNT 0x0174 331 #define SK_BLNKCTL 0x0178 332 #define SK_BLNKSTS 0x0179 333 #define SK_BLNKTST 0x017A 334 335 #define SK_IMCTL_STOP 0x02 336 #define SK_IMCTL_START 0x04 337 338 #define SK_IMTIMER_TICKS 54 339 #define SK_IM_USECS(x) ((x) * SK_IMTIMER_TICKS) 340 341 /* 342 * The SK_EPROM0 register contains a byte that describes the 343 * amount of SRAM mounted on the NIC. The value also tells if 344 * the chips are 64K or 128K. This affects the RAMbuffer address 345 * offset that we need to use. 346 */ 347 #define SK_RAMSIZE_512K_64 0x1 348 #define SK_RAMSIZE_1024K_128 0x2 349 #define SK_RAMSIZE_1024K_64 0x3 350 #define SK_RAMSIZE_2048K_128 0x4 351 352 #define SK_RBOFF_0 0x0 353 #define SK_RBOFF_80000 0x80000 354 355 /* 356 * SK_EEPROM1 contains the PHY type, which may be XMAC for 357 * fiber-based cards or BCOM for 1000baseT cards with a Broadcom 358 * PHY. 359 */ 360 #define SK_PHYTYPE_XMAC 0 /* integeated XMAC II PHY */ 361 #define SK_PHYTYPE_BCOM 1 /* Broadcom BCM5400 */ 362 #define SK_PHYTYPE_LONE 2 /* Level One LXT1000 */ 363 #define SK_PHYTYPE_NAT 3 /* National DP83891 */ 364 #define SK_PHYTYPE_MARV_COPPER 4 /* Marvell 88E1011S */ 365 #define SK_PHYTYPE_MARV_FIBER 5 /* Marvell 88E1011S (fiber) */ 366 367 /* 368 * PHY addresses. 369 */ 370 #define SK_PHYADDR_XMAC 0x0 371 #define SK_PHYADDR_BCOM 0x1 372 #define SK_PHYADDR_LONE 0x3 373 #define SK_PHYADDR_NAT 0x0 374 #define SK_PHYADDR_MARV 0x0 375 376 #define SK_CONFIG_SINGLEMAC 0x01 377 #define SK_CONFIG_DIS_DSL_CLK 0x02 378 379 #define SK_PMD_1000BASELX 0x4C 380 #define SK_PMD_1000BASESX 0x53 381 #define SK_PMD_1000BASECX 0x43 382 #define SK_PMD_1000BASETX 0x54 383 384 /* GPIO bits */ 385 #define SK_GPIO_DAT0 0x00000001 386 #define SK_GPIO_DAT1 0x00000002 387 #define SK_GPIO_DAT2 0x00000004 388 #define SK_GPIO_DAT3 0x00000008 389 #define SK_GPIO_DAT4 0x00000010 390 #define SK_GPIO_DAT5 0x00000020 391 #define SK_GPIO_DAT6 0x00000040 392 #define SK_GPIO_DAT7 0x00000080 393 #define SK_GPIO_DAT8 0x00000100 394 #define SK_GPIO_DAT9 0x00000200 395 #define SK_GPIO_DIR0 0x00010000 396 #define SK_GPIO_DIR1 0x00020000 397 #define SK_GPIO_DIR2 0x00040000 398 #define SK_GPIO_DIR3 0x00080000 399 #define SK_GPIO_DIR4 0x00100000 400 #define SK_GPIO_DIR5 0x00200000 401 #define SK_GPIO_DIR6 0x00400000 402 #define SK_GPIO_DIR7 0x00800000 403 #define SK_GPIO_DIR8 0x01000000 404 #define SK_GPIO_DIR9 0x02000000 405 406 /* Block 3 Ram interface and MAC arbiter registers */ 407 #define SK_RAMADDR 0x0180 408 #define SK_RAMDATA0 0x0184 409 #define SK_RAMDATA1 0x0188 410 #define SK_TO0 0x0190 411 #define SK_TO1 0x0191 412 #define SK_TO2 0x0192 413 #define SK_TO3 0x0193 414 #define SK_TO4 0x0194 415 #define SK_TO5 0x0195 416 #define SK_TO6 0x0196 417 #define SK_TO7 0x0197 418 #define SK_TO8 0x0198 419 #define SK_TO9 0x0199 420 #define SK_TO10 0x019A 421 #define SK_TO11 0x019B 422 #define SK_RITIMEO_TMR 0x019C 423 #define SK_RAMCTL 0x01A0 424 #define SK_RITIMER_TST 0x01A2 425 426 #define SK_RAMCTL_RESET 0x0001 427 #define SK_RAMCTL_UNRESET 0x0002 428 #define SK_RAMCTL_CLR_IRQ_WPAR 0x0100 429 #define SK_RAMCTL_CLR_IRQ_RPAR 0x0200 430 431 /* Mac arbiter registers */ 432 #define SK_MINIT_RX1 0x01B0 433 #define SK_MINIT_RX2 0x01B1 434 #define SK_MINIT_TX1 0x01B2 435 #define SK_MINIT_TX2 0x01B3 436 #define SK_MTIMEO_RX1 0x01B4 437 #define SK_MTIMEO_RX2 0x01B5 438 #define SK_MTIMEO_TX1 0x01B6 439 #define SK_MTIEMO_TX2 0x01B7 440 #define SK_MACARB_CTL 0x01B8 441 #define SK_MTIMER_TST 0x01BA 442 #define SK_RCINIT_RX1 0x01C0 443 #define SK_RCINIT_RX2 0x01C1 444 #define SK_RCINIT_TX1 0x01C2 445 #define SK_RCINIT_TX2 0x01C3 446 #define SK_RCTIMEO_RX1 0x01C4 447 #define SK_RCTIMEO_RX2 0x01C5 448 #define SK_RCTIMEO_TX1 0x01C6 449 #define SK_RCTIMEO_TX2 0x01C7 450 #define SK_RECOVERY_CTL 0x01C8 451 #define SK_RCTIMER_TST 0x01CA 452 453 /* Packet arbiter registers */ 454 #define SK_RXPA1_TINIT 0x01D0 455 #define SK_RXPA2_TINIT 0x01D4 456 #define SK_TXPA1_TINIT 0x01D8 457 #define SK_TXPA2_TINIT 0x01DC 458 #define SK_RXPA1_TIMEO 0x01E0 459 #define SK_RXPA2_TIMEO 0x01E4 460 #define SK_TXPA1_TIMEO 0x01E8 461 #define SK_TXPA2_TIMEO 0x01EC 462 #define SK_PKTARB_CTL 0x01F0 463 #define SK_PKTATB_TST 0x01F2 464 465 #define SK_PKTARB_TIMEOUT 0x2000 466 467 #define SK_PKTARBCTL_RESET 0x0001 468 #define SK_PKTARBCTL_UNRESET 0x0002 469 #define SK_PKTARBCTL_RXTO1_OFF 0x0004 470 #define SK_PKTARBCTL_RXTO1_ON 0x0008 471 #define SK_PKTARBCTL_RXTO2_OFF 0x0010 472 #define SK_PKTARBCTL_RXTO2_ON 0x0020 473 #define SK_PKTARBCTL_TXTO1_OFF 0x0040 474 #define SK_PKTARBCTL_TXTO1_ON 0x0080 475 #define SK_PKTARBCTL_TXTO2_OFF 0x0100 476 #define SK_PKTARBCTL_TXTO2_ON 0x0200 477 #define SK_PKTARBCTL_CLR_IRQ_RXTO1 0x0400 478 #define SK_PKTARBCTL_CLR_IRQ_RXTO2 0x0800 479 #define SK_PKTARBCTL_CLR_IRQ_TXTO1 0x1000 480 #define SK_PKTARBCTL_CLR_IRQ_TXTO2 0x2000 481 482 #define SK_MINIT_XMAC_B2 54 483 #define SK_MINIT_XMAC_C1 63 484 485 #define SK_MACARBCTL_RESET 0x0001 486 #define SK_MACARBCTL_UNRESET 0x0002 487 #define SK_MACARBCTL_FASTOE_OFF 0x0004 488 #define SK_MACARBCRL_FASTOE_ON 0x0008 489 490 #define SK_RCINIT_XMAC_B2 54 491 #define SK_RCINIT_XMAC_C1 0 492 493 #define SK_RECOVERYCTL_RX1_OFF 0x0001 494 #define SK_RECOVERYCTL_RX1_ON 0x0002 495 #define SK_RECOVERYCTL_RX2_OFF 0x0004 496 #define SK_RECOVERYCTL_RX2_ON 0x0008 497 #define SK_RECOVERYCTL_TX1_OFF 0x0010 498 #define SK_RECOVERYCTL_TX1_ON 0x0020 499 #define SK_RECOVERYCTL_TX2_OFF 0x0040 500 #define SK_RECOVERYCTL_TX2_ON 0x0080 501 502 #define SK_RECOVERY_XMAC_B2 \ 503 (SK_RECOVERYCTL_RX1_ON|SK_RECOVERYCTL_RX2_ON| \ 504 SK_RECOVERYCTL_TX1_ON|SK_RECOVERYCTL_TX2_ON) 505 506 #define SK_RECOVERY_XMAC_C1 \ 507 (SK_RECOVERYCTL_RX1_OFF|SK_RECOVERYCTL_RX2_OFF| \ 508 SK_RECOVERYCTL_TX1_OFF|SK_RECOVERYCTL_TX2_OFF) 509 510 /* Block 4 -- TX Arbiter MAC 1 */ 511 #define SK_TXAR1_TIMERINIT 0x0200 512 #define SK_TXAR1_TIMERVAL 0x0204 513 #define SK_TXAR1_LIMITINIT 0x0208 514 #define SK_TXAR1_LIMITCNT 0x020C 515 #define SK_TXAR1_COUNTERCTL 0x0210 516 #define SK_TXAR1_COUNTERTST 0x0212 517 #define SK_TXAR1_COUNTERSTS 0x0212 518 519 /* Block 5 -- TX Arbiter MAC 2 */ 520 #define SK_TXAR2_TIMERINIT 0x0280 521 #define SK_TXAR2_TIMERVAL 0x0284 522 #define SK_TXAR2_LIMITINIT 0x0288 523 #define SK_TXAR2_LIMITCNT 0x028C 524 #define SK_TXAR2_COUNTERCTL 0x0290 525 #define SK_TXAR2_COUNTERTST 0x0291 526 #define SK_TXAR2_COUNTERSTS 0x0292 527 528 #define SK_TXARCTL_OFF 0x01 529 #define SK_TXARCTL_ON 0x02 530 #define SK_TXARCTL_RATECTL_OFF 0x04 531 #define SK_TXARCTL_RATECTL_ON 0x08 532 #define SK_TXARCTL_ALLOC_OFF 0x10 533 #define SK_TXARCTL_ALLOC_ON 0x20 534 #define SK_TXARCTL_FSYNC_OFF 0x40 535 #define SK_TXARCTL_FSYNC_ON 0x80 536 537 /* Block 6 -- External registers */ 538 #define SK_EXTREG_BASE 0x300 539 #define SK_EXTREG_END 0x37C 540 541 /* Block 7 -- PCI config registers */ 542 #define SK_PCI_BASE 0x0380 543 #define SK_PCI_END 0x03FC 544 545 /* Compute offset of mirrored PCI register */ 546 #define SK_PCI_REG(reg) ((reg) + SK_PCI_BASE) 547 548 /* Block 8 -- RX queue 1 */ 549 #define SK_RXQ1_BUFCNT 0x0400 550 #define SK_RXQ1_BUFCTL 0x0402 551 #define SK_RXQ1_NEXTDESC 0x0404 552 #define SK_RXQ1_RXBUF_LO 0x0408 553 #define SK_RXQ1_RXBUF_HI 0x040C 554 #define SK_RXQ1_RXSTAT 0x0410 555 #define SK_RXQ1_TIMESTAMP 0x0414 556 #define SK_RXQ1_CSUM1 0x0418 557 #define SK_RXQ1_CSUM2 0x041A 558 #define SK_RXQ1_CSUM1_START 0x041C 559 #define SK_RXQ1_CSUM2_START 0x041E 560 #define SK_RXQ1_CURADDR_LO 0x0420 561 #define SK_RXQ1_CURADDR_HI 0x0424 562 #define SK_RXQ1_CURCNT_LO 0x0428 563 #define SK_RXQ1_CURCNT_HI 0x042C 564 #define SK_RXQ1_CURBYTES 0x0430 565 #define SK_RXQ1_BMU_CSR 0x0434 566 #define SK_RXQ1_WATERMARK 0x0438 567 #define SK_RXQ1_FLAG 0x043A 568 #define SK_RXQ1_TEST1 0x043C 569 #define SK_RXQ1_TEST2 0x0440 570 #define SK_RXQ1_TEST3 0x0444 571 572 /* Block 9 -- RX queue 2 */ 573 #define SK_RXQ2_BUFCNT 0x0480 574 #define SK_RXQ2_BUFCTL 0x0482 575 #define SK_RXQ2_NEXTDESC 0x0484 576 #define SK_RXQ2_RXBUF_LO 0x0488 577 #define SK_RXQ2_RXBUF_HI 0x048C 578 #define SK_RXQ2_RXSTAT 0x0490 579 #define SK_RXQ2_TIMESTAMP 0x0494 580 #define SK_RXQ2_CSUM1 0x0498 581 #define SK_RXQ2_CSUM2 0x049A 582 #define SK_RXQ2_CSUM1_START 0x049C 583 #define SK_RXQ2_CSUM2_START 0x049E 584 #define SK_RXQ2_CURADDR_LO 0x04A0 585 #define SK_RXQ2_CURADDR_HI 0x04A4 586 #define SK_RXQ2_CURCNT_LO 0x04A8 587 #define SK_RXQ2_CURCNT_HI 0x04AC 588 #define SK_RXQ2_CURBYTES 0x04B0 589 #define SK_RXQ2_BMU_CSR 0x04B4 590 #define SK_RXQ2_WATERMARK 0x04B8 591 #define SK_RXQ2_FLAG 0x04BA 592 #define SK_RXQ2_TEST1 0x04BC 593 #define SK_RXQ2_TEST2 0x04C0 594 #define SK_RXQ2_TEST3 0x04C4 595 596 #define SK_RXBMU_CLR_IRQ_ERR 0x00000001 597 #define SK_RXBMU_CLR_IRQ_EOF 0x00000002 598 #define SK_RXBMU_CLR_IRQ_EOB 0x00000004 599 #define SK_RXBMU_CLR_IRQ_PAR 0x00000008 600 #define SK_RXBMU_RX_START 0x00000010 601 #define SK_RXBMU_RX_STOP 0x00000020 602 #define SK_RXBMU_POLL_OFF 0x00000040 603 #define SK_RXBMU_POLL_ON 0x00000080 604 #define SK_RXBMU_TRANSFER_SM_RESET 0x00000100 605 #define SK_RXBMU_TRANSFER_SM_UNRESET 0x00000200 606 #define SK_RXBMU_DESCWR_SM_RESET 0x00000400 607 #define SK_RXBMU_DESCWR_SM_UNRESET 0x00000800 608 #define SK_RXBMU_DESCRD_SM_RESET 0x00001000 609 #define SK_RXBMU_DESCRD_SM_UNRESET 0x00002000 610 #define SK_RXBMU_SUPERVISOR_SM_RESET 0x00004000 611 #define SK_RXBMU_SUPERVISOR_SM_UNRESET 0x00008000 612 #define SK_RXBMU_PFI_SM_RESET 0x00010000 613 #define SK_RXBMU_PFI_SM_UNRESET 0x00020000 614 #define SK_RXBMU_FIFO_RESET 0x00040000 615 #define SK_RXBMU_FIFO_UNRESET 0x00080000 616 #define SK_RXBMU_DESC_RESET 0x00100000 617 #define SK_RXBMU_DESC_UNRESET 0x00200000 618 #define SK_RXBMU_SUPERVISOR_IDLE 0x01000000 619 620 #define SK_RXBMU_ONLINE \ 621 (SK_RXBMU_TRANSFER_SM_UNRESET|SK_RXBMU_DESCWR_SM_UNRESET| \ 622 SK_RXBMU_DESCRD_SM_UNRESET|SK_RXBMU_SUPERVISOR_SM_UNRESET| \ 623 SK_RXBMU_PFI_SM_UNRESET|SK_RXBMU_FIFO_UNRESET| \ 624 SK_RXBMU_DESC_UNRESET) 625 626 #define SK_RXBMU_OFFLINE \ 627 (SK_RXBMU_TRANSFER_SM_RESET|SK_RXBMU_DESCWR_SM_RESET| \ 628 SK_RXBMU_DESCRD_SM_RESET|SK_RXBMU_SUPERVISOR_SM_RESET| \ 629 SK_RXBMU_PFI_SM_RESET|SK_RXBMU_FIFO_RESET| \ 630 SK_RXBMU_DESC_RESET) 631 632 /* Block 12 -- TX sync queue 1 */ 633 #define SK_TXQS1_BUFCNT 0x0600 634 #define SK_TXQS1_BUFCTL 0x0602 635 #define SK_TXQS1_NEXTDESC 0x0604 636 #define SK_TXQS1_RXBUF_LO 0x0608 637 #define SK_TXQS1_RXBUF_HI 0x060C 638 #define SK_TXQS1_RXSTAT 0x0610 639 #define SK_TXQS1_CSUM_STARTVAL 0x0614 640 #define SK_TXQS1_CSUM_STARTPOS 0x0618 641 #define SK_TXQS1_CSUM_WRITEPOS 0x061A 642 #define SK_TXQS1_CURADDR_LO 0x0620 643 #define SK_TXQS1_CURADDR_HI 0x0624 644 #define SK_TXQS1_CURCNT_LO 0x0628 645 #define SK_TXQS1_CURCNT_HI 0x062C 646 #define SK_TXQS1_CURBYTES 0x0630 647 #define SK_TXQS1_BMU_CSR 0x0634 648 #define SK_TXQS1_WATERMARK 0x0638 649 #define SK_TXQS1_FLAG 0x063A 650 #define SK_TXQS1_TEST1 0x063C 651 #define SK_TXQS1_TEST2 0x0640 652 #define SK_TXQS1_TEST3 0x0644 653 654 /* Block 13 -- TX async queue 1 */ 655 #define SK_TXQA1_BUFCNT 0x0680 656 #define SK_TXQA1_BUFCTL 0x0682 657 #define SK_TXQA1_NEXTDESC 0x0684 658 #define SK_TXQA1_RXBUF_LO 0x0688 659 #define SK_TXQA1_RXBUF_HI 0x068C 660 #define SK_TXQA1_RXSTAT 0x0690 661 #define SK_TXQA1_CSUM_STARTVAL 0x0694 662 #define SK_TXQA1_CSUM_STARTPOS 0x0698 663 #define SK_TXQA1_CSUM_WRITEPOS 0x069A 664 #define SK_TXQA1_CURADDR_LO 0x06A0 665 #define SK_TXQA1_CURADDR_HI 0x06A4 666 #define SK_TXQA1_CURCNT_LO 0x06A8 667 #define SK_TXQA1_CURCNT_HI 0x06AC 668 #define SK_TXQA1_CURBYTES 0x06B0 669 #define SK_TXQA1_BMU_CSR 0x06B4 670 #define SK_TXQA1_WATERMARK 0x06B8 671 #define SK_TXQA1_FLAG 0x06BA 672 #define SK_TXQA1_TEST1 0x06BC 673 #define SK_TXQA1_TEST2 0x06C0 674 #define SK_TXQA1_TEST3 0x06C4 675 676 /* Block 14 -- TX sync queue 2 */ 677 #define SK_TXQS2_BUFCNT 0x0700 678 #define SK_TXQS2_BUFCTL 0x0702 679 #define SK_TXQS2_NEXTDESC 0x0704 680 #define SK_TXQS2_RXBUF_LO 0x0708 681 #define SK_TXQS2_RXBUF_HI 0x070C 682 #define SK_TXQS2_RXSTAT 0x0710 683 #define SK_TXQS2_CSUM_STARTVAL 0x0714 684 #define SK_TXQS2_CSUM_STARTPOS 0x0718 685 #define SK_TXQS2_CSUM_WRITEPOS 0x071A 686 #define SK_TXQS2_CURADDR_LO 0x0720 687 #define SK_TXQS2_CURADDR_HI 0x0724 688 #define SK_TXQS2_CURCNT_LO 0x0728 689 #define SK_TXQS2_CURCNT_HI 0x072C 690 #define SK_TXQS2_CURBYTES 0x0730 691 #define SK_TXQS2_BMU_CSR 0x0734 692 #define SK_TXQS2_WATERMARK 0x0738 693 #define SK_TXQS2_FLAG 0x073A 694 #define SK_TXQS2_TEST1 0x073C 695 #define SK_TXQS2_TEST2 0x0740 696 #define SK_TXQS2_TEST3 0x0744 697 698 /* Block 15 -- TX async queue 2 */ 699 #define SK_TXQA2_BUFCNT 0x0780 700 #define SK_TXQA2_BUFCTL 0x0782 701 #define SK_TXQA2_NEXTDESC 0x0784 702 #define SK_TXQA2_RXBUF_LO 0x0788 703 #define SK_TXQA2_RXBUF_HI 0x078C 704 #define SK_TXQA2_RXSTAT 0x0790 705 #define SK_TXQA2_CSUM_STARTVAL 0x0794 706 #define SK_TXQA2_CSUM_STARTPOS 0x0798 707 #define SK_TXQA2_CSUM_WRITEPOS 0x079A 708 #define SK_TXQA2_CURADDR_LO 0x07A0 709 #define SK_TXQA2_CURADDR_HI 0x07A4 710 #define SK_TXQA2_CURCNT_LO 0x07A8 711 #define SK_TXQA2_CURCNT_HI 0x07AC 712 #define SK_TXQA2_CURBYTES 0x07B0 713 #define SK_TXQA2_BMU_CSR 0x07B4 714 #define SK_TXQA2_WATERMARK 0x07B8 715 #define SK_TXQA2_FLAG 0x07BA 716 #define SK_TXQA2_TEST1 0x07BC 717 #define SK_TXQA2_TEST2 0x07C0 718 #define SK_TXQA2_TEST3 0x07C4 719 720 #define SK_TXBMU_CLR_IRQ_ERR 0x00000001 721 #define SK_TXBMU_CLR_IRQ_EOF 0x00000002 722 #define SK_TXBMU_CLR_IRQ_EOB 0x00000004 723 #define SK_TXBMU_TX_START 0x00000010 724 #define SK_TXBMU_TX_STOP 0x00000020 725 #define SK_TXBMU_POLL_OFF 0x00000040 726 #define SK_TXBMU_POLL_ON 0x00000080 727 #define SK_TXBMU_TRANSFER_SM_RESET 0x00000100 728 #define SK_TXBMU_TRANSFER_SM_UNRESET 0x00000200 729 #define SK_TXBMU_DESCWR_SM_RESET 0x00000400 730 #define SK_TXBMU_DESCWR_SM_UNRESET 0x00000800 731 #define SK_TXBMU_DESCRD_SM_RESET 0x00001000 732 #define SK_TXBMU_DESCRD_SM_UNRESET 0x00002000 733 #define SK_TXBMU_SUPERVISOR_SM_RESET 0x00004000 734 #define SK_TXBMU_SUPERVISOR_SM_UNRESET 0x00008000 735 #define SK_TXBMU_PFI_SM_RESET 0x00010000 736 #define SK_TXBMU_PFI_SM_UNRESET 0x00020000 737 #define SK_TXBMU_FIFO_RESET 0x00040000 738 #define SK_TXBMU_FIFO_UNRESET 0x00080000 739 #define SK_TXBMU_DESC_RESET 0x00100000 740 #define SK_TXBMU_DESC_UNRESET 0x00200000 741 #define SK_TXBMU_SUPERVISOR_IDLE 0x01000000 742 743 #define SK_TXBMU_ONLINE \ 744 (SK_TXBMU_TRANSFER_SM_UNRESET|SK_TXBMU_DESCWR_SM_UNRESET| \ 745 SK_TXBMU_DESCRD_SM_UNRESET|SK_TXBMU_SUPERVISOR_SM_UNRESET| \ 746 SK_TXBMU_PFI_SM_UNRESET|SK_TXBMU_FIFO_UNRESET| \ 747 SK_TXBMU_DESC_UNRESET) 748 749 #define SK_TXBMU_OFFLINE \ 750 (SK_TXBMU_TRANSFER_SM_RESET|SK_TXBMU_DESCWR_SM_RESET| \ 751 SK_TXBMU_DESCRD_SM_RESET|SK_TXBMU_SUPERVISOR_SM_RESET| \ 752 SK_TXBMU_PFI_SM_RESET|SK_TXBMU_FIFO_RESET| \ 753 SK_TXBMU_DESC_RESET) 754 755 /* Block 16 -- Receive RAMbuffer 1 */ 756 #define SK_RXRB1_START 0x0800 757 #define SK_RXRB1_END 0x0804 758 #define SK_RXRB1_WR_PTR 0x0808 759 #define SK_RXRB1_RD_PTR 0x080C 760 #define SK_RXRB1_UTHR_PAUSE 0x0810 761 #define SK_RXRB1_LTHR_PAUSE 0x0814 762 #define SK_RXRB1_UTHR_HIPRIO 0x0818 763 #define SK_RXRB1_UTHR_LOPRIO 0x081C 764 #define SK_RXRB1_PKTCNT 0x0820 765 #define SK_RXRB1_LVL 0x0824 766 #define SK_RXRB1_CTLTST 0x0828 767 768 /* Block 17 -- Receive RAMbuffer 2 */ 769 #define SK_RXRB2_START 0x0880 770 #define SK_RXRB2_END 0x0884 771 #define SK_RXRB2_WR_PTR 0x0888 772 #define SK_RXRB2_RD_PTR 0x088C 773 #define SK_RXRB2_UTHR_PAUSE 0x0890 774 #define SK_RXRB2_LTHR_PAUSE 0x0894 775 #define SK_RXRB2_UTHR_HIPRIO 0x0898 776 #define SK_RXRB2_UTHR_LOPRIO 0x089C 777 #define SK_RXRB2_PKTCNT 0x08A0 778 #define SK_RXRB2_LVL 0x08A4 779 #define SK_RXRB2_CTLTST 0x08A8 780 781 /* Block 20 -- Sync. Transmit RAMbuffer 1 */ 782 #define SK_TXRBS1_START 0x0A00 783 #define SK_TXRBS1_END 0x0A04 784 #define SK_TXRBS1_WR_PTR 0x0A08 785 #define SK_TXRBS1_RD_PTR 0x0A0C 786 #define SK_TXRBS1_PKTCNT 0x0A20 787 #define SK_TXRBS1_LVL 0x0A24 788 #define SK_TXRBS1_CTLTST 0x0A28 789 790 /* Block 21 -- Async. Transmit RAMbuffer 1 */ 791 #define SK_TXRBA1_START 0x0A80 792 #define SK_TXRBA1_END 0x0A84 793 #define SK_TXRBA1_WR_PTR 0x0A88 794 #define SK_TXRBA1_RD_PTR 0x0A8C 795 #define SK_TXRBA1_PKTCNT 0x0AA0 796 #define SK_TXRBA1_LVL 0x0AA4 797 #define SK_TXRBA1_CTLTST 0x0AA8 798 799 /* Block 22 -- Sync. Transmit RAMbuffer 2 */ 800 #define SK_TXRBS2_START 0x0B00 801 #define SK_TXRBS2_END 0x0B04 802 #define SK_TXRBS2_WR_PTR 0x0B08 803 #define SK_TXRBS2_RD_PTR 0x0B0C 804 #define SK_TXRBS2_PKTCNT 0x0B20 805 #define SK_TXRBS2_LVL 0x0B24 806 #define SK_TXRBS2_CTLTST 0x0B28 807 808 /* Block 23 -- Async. Transmit RAMbuffer 2 */ 809 #define SK_TXRBA2_START 0x0B80 810 #define SK_TXRBA2_END 0x0B84 811 #define SK_TXRBA2_WR_PTR 0x0B88 812 #define SK_TXRBA2_RD_PTR 0x0B8C 813 #define SK_TXRBA2_PKTCNT 0x0BA0 814 #define SK_TXRBA2_LVL 0x0BA4 815 #define SK_TXRBA2_CTLTST 0x0BA8 816 817 #define SK_RBCTL_RESET 0x00000001 818 #define SK_RBCTL_UNRESET 0x00000002 819 #define SK_RBCTL_OFF 0x00000004 820 #define SK_RBCTL_ON 0x00000008 821 #define SK_RBCTL_STORENFWD_OFF 0x00000010 822 #define SK_RBCTL_STORENFWD_ON 0x00000020 823 824 /* Block 24 -- RX MAC FIFO 1 regisrers and LINK_SYNC counter */ 825 #define SK_RXF1_END 0x0C00 826 #define SK_RXF1_WPTR 0x0C04 827 #define SK_RXF1_RPTR 0x0C0C 828 #define SK_RXF1_PKTCNT 0x0C10 829 #define SK_RXF1_LVL 0x0C14 830 #define SK_RXF1_MACCTL 0x0C18 831 #define SK_RXF1_CTL 0x0C1C 832 #define SK_RXLED1_CNTINIT 0x0C20 833 #define SK_RXLED1_COUNTER 0x0C24 834 #define SK_RXLED1_CTL 0x0C28 835 #define SK_RXLED1_TST 0x0C29 836 #define SK_LINK_SYNC1_CINIT 0x0C30 837 #define SK_LINK_SYNC1_COUNTER 0x0C34 838 #define SK_LINK_SYNC1_CTL 0x0C38 839 #define SK_LINK_SYNC1_TST 0x0C39 840 #define SK_LINKLED1_CTL 0x0C3C 841 842 #define SK_FIFO_END 0x3F 843 844 /* Receive MAC FIFO 1 (Yukon Only) */ 845 #define SK_RXMF1_END 0x0C40 846 #define SK_RXMF1_THRESHOLD 0x0C44 847 #define SK_RXMF1_CTRL_TEST 0x0C48 848 #define SK_RXMF1_WRITE_PTR 0x0C60 849 #define SK_RXMF1_WRITE_LEVEL 0x0C68 850 #define SK_RXMF1_READ_PTR 0x0C70 851 #define SK_RXMF1_READ_LEVEL 0x0C78 852 853 #define SK_RFCTL_WR_PTR_TST_ON 0x00004000 /* Write pointer test on*/ 854 #define SK_RFCTL_WR_PTR_TST_OFF 0x00002000 /* Write pointer test off */ 855 #define SK_RFCTL_WR_PTR_STEP 0x00001000 /* Write pointer increment */ 856 #define SK_RFCTL_RD_PTR_TST_ON 0x00000400 /* Read pointer test on */ 857 #define SK_RFCTL_RD_PTR_TST_OFF 0x00000200 /* Read pointer test off */ 858 #define SK_RFCTL_RD_PTR_STEP 0x00000100 /* Read pointer increment */ 859 #define SK_RFCTL_RX_FIFO_OVER 0x00000040 /* Clear IRQ RX FIFO Overrun */ 860 #define SK_RFCTL_FRAME_RX_DONE 0x00000010 /* Clear IRQ Frame RX Done */ 861 #define SK_RFCTL_OPERATION_ON 0x00000008 /* Operational mode on */ 862 #define SK_RFCTL_OPERATION_OFF 0x00000004 /* Operational mode off */ 863 #define SK_RFCTL_RESET_CLEAR 0x00000002 /* MAC FIFO Reset Clear */ 864 #define SK_RFCTL_RESET_SET 0x00000001 /* MAC FIFO Reset Set */ 865 866 /* Block 25 -- RX MAC FIFO 2 regisrers and LINK_SYNC counter */ 867 #define SK_RXF2_END 0x0C80 868 #define SK_RXF2_WPTR 0x0C84 869 #define SK_RXF2_RPTR 0x0C8C 870 #define SK_RXF2_PKTCNT 0x0C90 871 #define SK_RXF2_LVL 0x0C94 872 #define SK_RXF2_MACCTL 0x0C98 873 #define SK_RXF2_CTL 0x0C9C 874 #define SK_RXLED2_CNTINIT 0x0CA0 875 #define SK_RXLED2_COUNTER 0x0CA4 876 #define SK_RXLED2_CTL 0x0CA8 877 #define SK_RXLED2_TST 0x0CA9 878 #define SK_LINK_SYNC2_CINIT 0x0CB0 879 #define SK_LINK_SYNC2_COUNTER 0x0CB4 880 #define SK_LINK_SYNC2_CTL 0x0CB8 881 #define SK_LINK_SYNC2_TST 0x0CB9 882 #define SK_LINKLED2_CTL 0x0CBC 883 884 #define SK_RXMACCTL_CLR_IRQ_NOSTS 0x00000001 885 #define SK_RXMACCTL_CLR_IRQ_NOTSTAMP 0x00000002 886 #define SK_RXMACCTL_TSTAMP_OFF 0x00000004 887 #define SK_RXMACCTL_RSTAMP_ON 0x00000008 888 #define SK_RXMACCTL_FLUSH_OFF 0x00000010 889 #define SK_RXMACCTL_FLUSH_ON 0x00000020 890 #define SK_RXMACCTL_PAUSE_OFF 0x00000040 891 #define SK_RXMACCTL_PAUSE_ON 0x00000080 892 #define SK_RXMACCTL_AFULL_OFF 0x00000100 893 #define SK_RXMACCTL_AFULL_ON 0x00000200 894 #define SK_RXMACCTL_VALIDTIME_PATCH_OFF 0x00000400 895 #define SK_RXMACCTL_VALIDTIME_PATCH_ON 0x00000800 896 #define SK_RXMACCTL_RXRDY_PATCH_OFF 0x00001000 897 #define SK_RXMACCTL_RXRDY_PATCH_ON 0x00002000 898 #define SK_RXMACCTL_STS_TIMEO 0x00FF0000 899 #define SK_RXMACCTL_TSTAMP_TIMEO 0xFF000000 900 901 #define SK_RXLEDCTL_ENABLE 0x0001 902 #define SK_RXLEDCTL_COUNTER_STOP 0x0002 903 #define SK_RXLEDCTL_COUNTER_START 0x0004 904 905 #define SK_LINKLED_OFF 0x0001 906 #define SK_LINKLED_ON 0x0002 907 #define SK_LINKLED_LINKSYNC_OFF 0x0004 908 #define SK_LINKLED_LINKSYNC_ON 0x0008 909 #define SK_LINKLED_BLINK_OFF 0x0010 910 #define SK_LINKLED_BLINK_ON 0x0020 911 912 /* Block 26 -- TX MAC FIFO 1 regisrers */ 913 #define SK_TXF1_END 0x0D00 914 #define SK_TXF1_WPTR 0x0D04 915 #define SK_TXF1_RPTR 0x0D0C 916 #define SK_TXF1_PKTCNT 0x0D10 917 #define SK_TXF1_LVL 0x0D14 918 #define SK_TXF1_MACCTL 0x0D18 919 #define SK_TXF1_CTL 0x0D1C 920 #define SK_TXLED1_CNTINIT 0x0D20 921 #define SK_TXLED1_COUNTER 0x0D24 922 #define SK_TXLED1_CTL 0x0D28 923 #define SK_TXLED1_TST 0x0D29 924 925 /* Receive MAC FIFO 1 (Yukon Only) */ 926 #define SK_TXMF1_END 0x0D40 927 #define SK_TXMF1_THRESHOLD 0x0D44 928 #define SK_TXMF1_CTRL_TEST 0x0D48 929 #define SK_TXMF1_WRITE_PTR 0x0D60 930 #define SK_TXMF1_WRITE_SHADOW 0x0D64 931 #define SK_TXMF1_WRITE_LEVEL 0x0D68 932 #define SK_TXMF1_READ_PTR 0x0D70 933 #define SK_TXMF1_RESTART_PTR 0x0D74 934 #define SK_TXMF1_READ_LEVEL 0x0D78 935 936 #define SK_TFCTL_WR_PTR_TST_ON 0x00004000 /* Write pointer test on*/ 937 #define SK_TFCTL_WR_PTR_TST_OFF 0x00002000 /* Write pointer test off */ 938 #define SK_TFCTL_WR_PTR_STEP 0x00001000 /* Write pointer increment */ 939 #define SK_TFCTL_RD_PTR_TST_ON 0x00000400 /* Read pointer test on */ 940 #define SK_TFCTL_RD_PTR_TST_OFF 0x00000200 /* Read pointer test off */ 941 #define SK_TFCTL_RD_PTR_STEP 0x00000100 /* Read pointer increment */ 942 #define SK_TFCTL_TX_FIFO_UNDER 0x00000040 /* Clear IRQ TX FIFO Under */ 943 #define SK_TFCTL_FRAME_TX_DONE 0x00000020 /* Clear IRQ Frame TX Done */ 944 #define SK_TFCTL_IRQ_PARITY_ER 0x00000010 /* Clear IRQ Parity Error */ 945 #define SK_TFCTL_OPERATION_ON 0x00000008 /* Operational mode on */ 946 #define SK_TFCTL_OPERATION_OFF 0x00000004 /* Operational mode off */ 947 #define SK_TFCTL_RESET_CLEAR 0x00000002 /* MAC FIFO Reset Clear */ 948 #define SK_TFCTL_RESET_SET 0x00000001 /* MAC FIFO Reset Set */ 949 950 /* Block 27 -- TX MAC FIFO 2 regisrers */ 951 #define SK_TXF2_END 0x0D80 952 #define SK_TXF2_WPTR 0x0D84 953 #define SK_TXF2_RPTR 0x0D8C 954 #define SK_TXF2_PKTCNT 0x0D90 955 #define SK_TXF2_LVL 0x0D94 956 #define SK_TXF2_MACCTL 0x0D98 957 #define SK_TXF2_CTL 0x0D9C 958 #define SK_TXLED2_CNTINIT 0x0DA0 959 #define SK_TXLED2_COUNTER 0x0DA4 960 #define SK_TXLED2_CTL 0x0DA8 961 #define SK_TXLED2_TST 0x0DA9 962 963 #define SK_TXMACCTL_XMAC_RESET 0x00000001 964 #define SK_TXMACCTL_XMAC_UNRESET 0x00000002 965 #define SK_TXMACCTL_LOOP_OFF 0x00000004 966 #define SK_TXMACCTL_LOOP_ON 0x00000008 967 #define SK_TXMACCTL_FLUSH_OFF 0x00000010 968 #define SK_TXMACCTL_FLUSH_ON 0x00000020 969 #define SK_TXMACCTL_WAITEMPTY_OFF 0x00000040 970 #define SK_TXMACCTL_WAITEMPTY_ON 0x00000080 971 #define SK_TXMACCTL_AFULL_OFF 0x00000100 972 #define SK_TXMACCTL_AFULL_ON 0x00000200 973 #define SK_TXMACCTL_TXRDY_PATCH_OFF 0x00000400 974 #define SK_TXMACCTL_RXRDY_PATCH_ON 0x00000800 975 #define SK_TXMACCTL_PKT_RECOVERY_OFF 0x00001000 976 #define SK_TXMACCTL_PKT_RECOVERY_ON 0x00002000 977 #define SK_TXMACCTL_CLR_IRQ_PERR 0x00008000 978 #define SK_TXMACCTL_WAITAFTERFLUSH 0x00010000 979 980 #define SK_TXLEDCTL_ENABLE 0x0001 981 #define SK_TXLEDCTL_COUNTER_STOP 0x0002 982 #define SK_TXLEDCTL_COUNTER_START 0x0004 983 984 #define SK_FIFO_RESET 0x00000001 985 #define SK_FIFO_UNRESET 0x00000002 986 #define SK_FIFO_OFF 0x00000004 987 #define SK_FIFO_ON 0x00000008 988 989 /* Block 28 -- Descriptor Poll Timer */ 990 #define SK_DPT_INIT 0x0e00 /* Initial value 24 bits */ 991 #define SK_DPT_TIMER 0x0e04 /* Mul of 78.12MHz clk (24b) */ 992 993 #define SK_DPT_TIMER_CTRL 0x0e08 /* Timer Control 16 bits */ 994 #define SK_DPT_TCTL_STOP 0x0001 /* Stop Timer */ 995 #define SK_DPT_TCTL_START 0x0002 /* Start Timer */ 996 997 #define SK_DPT_TIMER_TEST 0x0e0a /* Timer Test 16 bits */ 998 #define SK_DPT_TTEST_STEP 0x0001 /* Timer Decrement */ 999 #define SK_DPT_TTEST_OFF 0x0002 /* Test Mode Off */ 1000 #define SK_DPT_TTEST_ON 0x0004 /* Test Mode On */ 1001 1002 /* Block 29 -- reserved */ 1003 1004 /* Block 30 -- GMAC/GPHY Control Registers (Yukon Only)*/ 1005 #define SK_GMAC_CTRL 0x0f00 /* GMAC Control Register */ 1006 #define SK_GPHY_CTRL 0x0f04 /* GPHY Control Register */ 1007 #define SK_GMAC_ISR 0x0f08 /* GMAC Interrupt Source Register */ 1008 #define SK_GMAC_IMR 0x0f08 /* GMAC Interrupt Mask Register */ 1009 #define SK_LINK_CTRL 0x0f10 /* Link Control Register (LCR) */ 1010 #define SK_WOL_CTRL 0x0f20 /* Wake on LAN Control Register */ 1011 #define SK_MAC_ADDR_LOW 0x0f24 /* Mack Address Registers LOW */ 1012 #define SK_MAC_ADDR_HIGH 0x0f28 /* Mack Address Registers HIGH */ 1013 #define SK_PAT_READ_PTR 0x0f2c /* Pattern Read Pointer Register */ 1014 #define SK_PAT_LEN_REG0 0x0f30 /* Pattern Length Register 0 */ 1015 #define SK_PAT_LEN0 0x0f30 /* Pattern Length 0 */ 1016 #define SK_PAT_LEN1 0x0f31 /* Pattern Length 1 */ 1017 #define SK_PAT_LEN2 0x0f32 /* Pattern Length 2 */ 1018 #define SK_PAT_LEN3 0x0f33 /* Pattern Length 3 */ 1019 #define SK_PAT_LEN_REG1 0x0f34 /* Pattern Length Register 1 */ 1020 #define SK_PAT_LEN4 0x0f34 /* Pattern Length 4 */ 1021 #define SK_PAT_LEN5 0x0f35 /* Pattern Length 5 */ 1022 #define SK_PAT_LEN6 0x0f36 /* Pattern Length 6 */ 1023 #define SK_PAT_LEN7 0x0f37 /* Pattern Length 7 */ 1024 #define SK_PAT_CTR_REG0 0x0f38 /* Pattern Counter Register 0 */ 1025 #define SK_PAT_CTR0 0x0f38 /* Pattern Counter 0 */ 1026 #define SK_PAT_CTR1 0x0f39 /* Pattern Counter 1 */ 1027 #define SK_PAT_CTR2 0x0f3a /* Pattern Counter 2 */ 1028 #define SK_PAT_CTR3 0x0f3b /* Pattern Counter 3 */ 1029 #define SK_PAT_CTR_REG1 0x0f3c /* Pattern Counter Register 1 */ 1030 #define SK_PAT_CTR4 0x0f3c /* Pattern Counter 4 */ 1031 #define SK_PAT_CTR5 0x0f3d /* Pattern Counter 5 */ 1032 #define SK_PAT_CTR6 0x0f3e /* Pattern Counter 6 */ 1033 #define SK_PAT_CTR7 0x0f3f /* Pattern Counter 7 */ 1034 1035 #define SK_GMAC_LOOP_ON 0x00000020 /* Loopback mode for testing */ 1036 #define SK_GMAC_LOOP_OFF 0x00000010 /* purposes */ 1037 #define SK_GMAC_PAUSE_ON 0x00000008 /* enable forward of pause */ 1038 #define SK_GMAC_PAUSE_OFF 0x00000004 /* signal to GMAC */ 1039 #define SK_GMAC_RESET_CLEAR 0x00000002 /* Clear GMAC Reset */ 1040 #define SK_GMAC_RESET_SET 0x00000001 /* Set GMAC Reset */ 1041 1042 #define SK_GPHY_SEL_BDT 0x10000000 /* Select Bidirectional xfer */ 1043 #define SK_GPHY_INT_POL_HI 0x08000000 /* IRQ Polarity Active */ 1044 #define SK_GPHY_75_OHM 0x04000000 /* Use 75 Ohm Termination */ 1045 #define SK_GPHY_DIS_FC 0x02000000 /* Disable Auto Fiber/Copper */ 1046 #define SK_GPHY_DIS_SLEEP 0x01000000 /* Disable Energy Detect */ 1047 #define SK_GPHY_HWCFG_M_3 0x00800000 /* HWCFG_MODE[3] */ 1048 #define SK_GPHY_HWCFG_M_2 0x00400000 /* HWCFG_MODE[2] */ 1049 #define SK_GPHY_HWCFG_M_1 0x00200000 /* HWCFG_MODE[1] */ 1050 #define SK_GPHY_HWCFG_M_0 0x00100000 /* HWCFG_MODE[0] */ 1051 #define SK_GPHY_ANEG_0 0x00080000 /* ANEG[0] */ 1052 #define SK_GPHY_ENA_XC 0x00040000 /* Enable MDI Crossover */ 1053 #define SK_GPHY_DIS_125 0x00020000 /* Disable 125MHz Clock */ 1054 #define SK_GPHY_ANEG_3 0x00010000 /* ANEG[3] */ 1055 #define SK_GPHY_ANEG_2 0x00008000 /* ANEG[2] */ 1056 #define SK_GPHY_ANEG_1 0x00004000 /* ANEG[1] */ 1057 #define SK_GPHY_ENA_PAUSE 0x00002000 /* Enable Pause */ 1058 #define SK_GPHY_PHYADDR_4 0x00001000 /* Bit 4 of Phy Addr */ 1059 #define SK_GPHY_PHYADDR_3 0x00000800 /* Bit 3 of Phy Addr */ 1060 #define SK_GPHY_PHYADDR_2 0x00000400 /* Bit 2 of Phy Addr */ 1061 #define SK_GPHY_PHYADDR_1 0x00000200 /* Bit 1 of Phy Addr */ 1062 #define SK_GPHY_PHYADDR_0 0x00000100 /* Bit 0 of Phy Addr */ 1063 #define SK_GPHY_RESET_CLEAR 0x00000002 /* Clear GPHY Reset */ 1064 #define SK_GPHY_RESET_SET 0x00000001 /* Set GPHY Reset */ 1065 1066 #define SK_GPHY_COPPER (SK_GPHY_HWCFG_M_0 | SK_GPHY_HWCFG_M_1 | \ 1067 SK_GPHY_HWCFG_M_2 | SK_GPHY_HWCFG_M_3 ) 1068 #define SK_GPHY_FIBER (SK_GPHY_HWCFG_M_0 | SK_GPHY_HWCFG_M_1 | \ 1069 SK_GPHY_HWCFG_M_2 ) 1070 #define SK_GPHY_ANEG_ALL (SK_GPHY_ANEG_0 | SK_GPHY_ANEG_1 | \ 1071 SK_GPHY_ANEG_2 | SK_GPHY_ANEG_3 ) 1072 1073 #define SK_GMAC_INT_TX_OFLOW 0x20 /* Transmit Counter Overflow */ 1074 #define SK_GMAC_INT_RX_OFLOW 0x10 /* Receiver Overflow */ 1075 #define SK_GMAC_INT_TX_UNDER 0x08 /* Transmit FIFO Underrun */ 1076 #define SK_GMAC_INT_TX_DONE 0x04 /* Transmit Complete */ 1077 #define SK_GMAC_INT_RX_OVER 0x02 /* Receive FIFO Overrun */ 1078 #define SK_GMAC_INT_RX_DONE 0x01 /* Receive Complete */ 1079 1080 #define SK_LINK_RESET_CLEAR 0x0002 /* Link Reset Clear */ 1081 #define SK_LINK_RESET_SET 0x0001 /* Link Reset Set */ 1082 1083 /* Block 31 -- reserved */ 1084 1085 /* Block 32-33 -- Pattern Ram */ 1086 #define SK_WOL_PRAM 0x1000 1087 1088 /* Block 0x22 - 0x3f -- reserved */ 1089 1090 /* Block 0x40 to 0x4F -- XMAC 1 registers */ 1091 #define SK_XMAC1_BASE 0x2000 1092 1093 /* Block 0x50 to 0x5F -- MARV 1 registers */ 1094 #define SK_MARV1_BASE 0x2800 1095 1096 /* Block 0x60 to 0x6F -- XMAC 2 registers */ 1097 #define SK_XMAC2_BASE 0x3000 1098 1099 /* Block 0x70 to 0x7F -- MARV 2 registers */ 1100 #define SK_MARV2_BASE 0x3800 1101 1102 /* Compute relative offset of an XMAC register in the XMAC window(s). */ 1103 #define SK_XMAC_REG(sc, reg) (((reg) * 2) + SK_XMAC1_BASE + \ 1104 (((sc)->sk_port) * (SK_XMAC2_BASE - SK_XMAC1_BASE))) 1105 1106 #if 0 1107 #define SK_XM_READ_4(sc, reg) \ 1108 ((sk_win_read_2(sc->sk_softc, \ 1109 SK_XMAC_REG(sc, reg)) & 0xFFFF) | \ 1110 ((sk_win_read_2(sc->sk_softc, \ 1111 SK_XMAC_REG(sc, reg + 2)) & 0xFFFF) << 16)) 1112 1113 #define SK_XM_WRITE_4(sc, reg, val) \ 1114 sk_win_write_2(sc->sk_softc, SK_XMAC_REG(sc, reg), \ 1115 ((val) & 0xFFFF)); \ 1116 sk_win_write_2(sc->sk_softc, SK_XMAC_REG(sc, reg + 2), \ 1117 ((val) >> 16) & 0xFFFF) 1118 #else 1119 #define SK_XM_READ_4(sc, reg) \ 1120 sk_win_read_4(sc->sk_softc, SK_XMAC_REG(sc, reg)) 1121 1122 #define SK_XM_WRITE_4(sc, reg, val) \ 1123 sk_win_write_4(sc->sk_softc, SK_XMAC_REG(sc, reg), (val)) 1124 #endif 1125 1126 #define SK_XM_READ_2(sc, reg) \ 1127 sk_win_read_2(sc->sk_softc, SK_XMAC_REG(sc, reg)) 1128 1129 #define SK_XM_WRITE_2(sc, reg, val) \ 1130 sk_win_write_2(sc->sk_softc, SK_XMAC_REG(sc, reg), val) 1131 1132 #define SK_XM_SETBIT_4(sc, reg, x) \ 1133 SK_XM_WRITE_4(sc, reg, (SK_XM_READ_4(sc, reg)) | (x)) 1134 1135 #define SK_XM_CLRBIT_4(sc, reg, x) \ 1136 SK_XM_WRITE_4(sc, reg, (SK_XM_READ_4(sc, reg)) & ~(x)) 1137 1138 #define SK_XM_SETBIT_2(sc, reg, x) \ 1139 SK_XM_WRITE_2(sc, reg, (SK_XM_READ_2(sc, reg)) | (x)) 1140 1141 #define SK_XM_CLRBIT_2(sc, reg, x) \ 1142 SK_XM_WRITE_2(sc, reg, (SK_XM_READ_2(sc, reg)) & ~(x)) 1143 1144 /* Compute relative offset of an MARV register in the MARV window(s). */ 1145 #define SK_YU_REG(sc, reg) \ 1146 ((reg) + SK_MARV1_BASE + \ 1147 (((sc)->sk_port) * (SK_MARV2_BASE - SK_MARV1_BASE))) 1148 1149 #define SK_YU_READ_4(sc, reg) \ 1150 sk_win_read_4((sc)->sk_softc, SK_YU_REG((sc), (reg))) 1151 1152 #define SK_YU_READ_2(sc, reg) \ 1153 sk_win_read_2((sc)->sk_softc, SK_YU_REG((sc), (reg))) 1154 1155 #define SK_YU_WRITE_4(sc, reg, val) \ 1156 sk_win_write_4((sc)->sk_softc, SK_YU_REG((sc), (reg)), (val)) 1157 1158 #define SK_YU_WRITE_2(sc, reg, val) \ 1159 sk_win_write_2((sc)->sk_softc, SK_YU_REG((sc), (reg)), (val)) 1160 1161 #define SK_YU_SETBIT_4(sc, reg, x) \ 1162 SK_YU_WRITE_4(sc, reg, (SK_YU_READ_4(sc, reg)) | (x)) 1163 1164 #define SK_YU_CLRBIT_4(sc, reg, x) \ 1165 SK_YU_WRITE_4(sc, reg, (SK_YU_READ_4(sc, reg)) & ~(x)) 1166 1167 #define SK_YU_SETBIT_2(sc, reg, x) \ 1168 SK_YU_WRITE_2(sc, reg, (SK_YU_READ_2(sc, reg)) | (x)) 1169 1170 #define SK_YU_CLRBIT_2(sc, reg, x) \ 1171 SK_YU_WRITE_2(sc, reg, (SK_YU_READ_2(sc, reg)) & ~(x)) 1172 1173 /* 1174 * The default FIFO threshold on the XMAC II is 4 bytes. On 1175 * dual port NICs, this often leads to transmit underruns, so we 1176 * bump the threshold a little. 1177 */ 1178 #define SK_XM_TX_FIFOTHRESH 512 1179 1180 #define SK_PCI_VENDOR_ID 0x0000 1181 #define SK_PCI_DEVICE_ID 0x0002 1182 #define SK_PCI_COMMAND 0x0004 1183 #define SK_PCI_STATUS 0x0006 1184 #define SK_PCI_REVID 0x0008 1185 #define SK_PCI_CLASSCODE 0x0009 1186 #define SK_PCI_CACHELEN 0x000C 1187 #define SK_PCI_LATENCY_TIMER 0x000D 1188 #define SK_PCI_HEADER_TYPE 0x000E 1189 #define SK_PCI_LOMEM 0x0010 1190 #define SK_PCI_LOIO 0x0014 1191 #define SK_PCI_SUBVEN_ID 0x002C 1192 #define SK_PCI_SYBSYS_ID 0x002E 1193 #define SK_PCI_BIOSROM 0x0030 1194 #define SK_PCI_INTLINE 0x003C 1195 #define SK_PCI_INTPIN 0x003D 1196 #define SK_PCI_MINGNT 0x003E 1197 #define SK_PCI_MINLAT 0x003F 1198 1199 /* device specific PCI registers */ 1200 #define SK_PCI_OURREG1 0x0040 1201 #define SK_PCI_OURREG2 0x0044 1202 #define SK_PCI_CAPID 0x0048 /* 8 bits */ 1203 #define SK_PCI_NEXTPTR 0x0049 /* 8 bits */ 1204 #define SK_PCI_PWRMGMTCAP 0x004A /* 16 bits */ 1205 #define SK_PCI_PWRMGMTCTRL 0x004C /* 16 bits */ 1206 #define SK_PCI_PME_EVENT 0x004F 1207 #define SK_PCI_VPD_CAPID 0x0050 1208 #define SK_PCI_VPD_NEXTPTR 0x0051 1209 #define SK_PCI_VPD_ADDR 0x0052 1210 #define SK_PCI_VPD_DATA 0x0054 1211 1212 #define SK_PSTATE_MASK 0x0003 1213 #define SK_PSTATE_D0 0x0000 1214 #define SK_PSTATE_D1 0x0001 1215 #define SK_PSTATE_D2 0x0002 1216 #define SK_PSTATE_D3 0x0003 1217 #define SK_PME_EN 0x0010 1218 #define SK_PME_STATUS 0x8000 1219 1220 /* 1221 * VPD flag bit. Set to 0 to initiate a read, will become 1 when 1222 * read is complete. Set to 1 to initiate a write, will become 0 1223 * when write is finished. 1224 */ 1225 #define SK_VPD_FLAG 0x8000 1226 1227 /* VPD structures */ 1228 struct vpd_res { 1229 u_int8_t vr_id; 1230 u_int8_t vr_len; 1231 u_int8_t vr_pad; 1232 }; 1233 1234 struct vpd_key { 1235 char vk_key[2]; 1236 u_int8_t vk_len; 1237 }; 1238 1239 #define VPD_RES_ID 0x82 /* ID string */ 1240 #define VPD_RES_READ 0x90 /* start of read only area */ 1241 #define VPD_RES_WRITE 0x81 /* start of read/write area */ 1242 #define VPD_RES_END 0x78 /* end tag */ 1243 1244 #define CSR_WRITE_4(sc, reg, val) \ 1245 bus_space_write_4((sc)->sk_btag, (sc)->sk_bhandle, (reg), (val)) 1246 #define CSR_WRITE_2(sc, reg, val) \ 1247 bus_space_write_2((sc)->sk_btag, (sc)->sk_bhandle, (reg), (val)) 1248 #define CSR_WRITE_1(sc, reg, val) \ 1249 bus_space_write_1((sc)->sk_btag, (sc)->sk_bhandle, (reg), (val)) 1250 1251 #define CSR_READ_4(sc, reg) \ 1252 bus_space_read_4((sc)->sk_btag, (sc)->sk_bhandle, (reg)) 1253 #define CSR_READ_2(sc, reg) \ 1254 bus_space_read_2((sc)->sk_btag, (sc)->sk_bhandle, (reg)) 1255 #define CSR_READ_1(sc, reg) \ 1256 bus_space_read_1((sc)->sk_btag, (sc)->sk_bhandle, (reg)) 1257 1258 struct sk_type { 1259 u_int16_t sk_vid; 1260 u_int16_t sk_did; 1261 char *sk_name; 1262 }; 1263 1264 /* RX queue descriptor data structure */ 1265 struct sk_rx_desc { 1266 u_int32_t sk_ctl; 1267 u_int32_t sk_next; 1268 u_int32_t sk_data_lo; 1269 u_int32_t sk_data_hi; 1270 u_int32_t sk_xmac_rxstat; 1271 u_int32_t sk_timestamp; 1272 u_int16_t sk_csum2; 1273 u_int16_t sk_csum1; 1274 u_int16_t sk_csum2_start; 1275 u_int16_t sk_csum1_start; 1276 }; 1277 1278 #define SK_OPCODE_DEFAULT 0x00550000 1279 #define SK_OPCODE_CSUM 0x00560000 1280 1281 #define SK_RXCTL_LEN 0x0000FFFF 1282 #define SK_RXCTL_OPCODE 0x00FF0000 1283 #define SK_RXCTL_TSTAMP_VALID 0x01000000 1284 #define SK_RXCTL_STATUS_VALID 0x02000000 1285 #define SK_RXCTL_DEV0 0x04000000 1286 #define SK_RXCTL_EOF_INTR 0x08000000 1287 #define SK_RXCTL_EOB_INTR 0x10000000 1288 #define SK_RXCTL_LASTFRAG 0x20000000 1289 #define SK_RXCTL_FIRSTFRAG 0x40000000 1290 #define SK_RXCTL_OWN 0x80000000 1291 1292 #define SK_RXSTAT \ 1293 (SK_OPCODE_DEFAULT|SK_RXCTL_EOF_INTR|SK_RXCTL_LASTFRAG| \ 1294 SK_RXCTL_FIRSTFRAG|SK_RXCTL_OWN) 1295 1296 struct sk_tx_desc { 1297 u_int32_t sk_ctl; 1298 u_int32_t sk_next; 1299 u_int32_t sk_data_lo; 1300 u_int32_t sk_data_hi; 1301 u_int32_t sk_xmac_txstat; 1302 u_int16_t sk_rsvd0; 1303 u_int16_t sk_csum_startval; 1304 u_int16_t sk_csum_startpos; 1305 u_int16_t sk_csum_writepos; 1306 u_int32_t sk_rsvd1; 1307 }; 1308 1309 #define SK_TXCTL_LEN 0x0000FFFF 1310 #define SK_TXCTL_OPCODE 0x00FF0000 1311 #define SK_TXCTL_SW 0x01000000 1312 #define SK_TXCTL_NOCRC 0x02000000 1313 #define SK_TXCTL_STORENFWD 0x04000000 1314 #define SK_TXCTL_EOF_INTR 0x08000000 1315 #define SK_TXCTL_EOB_INTR 0x10000000 1316 #define SK_TXCTL_LASTFRAG 0x20000000 1317 #define SK_TXCTL_FIRSTFRAG 0x40000000 1318 #define SK_TXCTL_OWN 0x80000000 1319 1320 #define SK_TXSTAT \ 1321 (SK_OPCODE_DEFAULT|SK_TXCTL_EOF_INTR|SK_TXCTL_LASTFRAG|SK_TXCTL_OWN) 1322 1323 #define SK_RXBYTES(x) (x) & 0x0000FFFF; 1324 #define SK_TXBYTES SK_RXBYTES 1325 1326 #define SK_TX_RING_CNT 512 1327 #define SK_RX_RING_CNT 256 1328 1329 /* 1330 * Jumbo buffer stuff. Note that we must allocate more jumbo 1331 * buffers than there are descriptors in the receive ring. This 1332 * is because we don't know how long it will take for a packet 1333 * to be released after we hand it off to the upper protocol 1334 * layers. To be safe, we allocate 1.5 times the number of 1335 * receive descriptors. 1336 */ 1337 #define SK_JUMBO_FRAMELEN 9018 1338 #define SK_JUMBO_MTU (SK_JUMBO_FRAMELEN-ETHER_HDR_LEN-ETHER_CRC_LEN) 1339 #define SK_JSLOTS 384 1340 1341 #define SK_JRAWLEN (SK_JUMBO_FRAMELEN + ETHER_ALIGN) 1342 #define SK_JLEN (SK_JRAWLEN + (sizeof(u_int64_t) - \ 1343 (SK_JRAWLEN % sizeof(u_int64_t)))) 1344 #define SK_JPAGESZ PAGE_SIZE 1345 #define SK_RESID (SK_JPAGESZ - (SK_JLEN * SK_JSLOTS) % SK_JPAGESZ) 1346 #define SK_JMEM ((SK_JLEN * SK_JSLOTS) + SK_RESID) 1347 1348 struct sk_jpool_entry { 1349 int slot; 1350 SLIST_ENTRY(sk_jpool_entry) jpool_entries; 1351 }; 1352 1353 struct sk_chain { 1354 void *sk_desc; 1355 struct mbuf *sk_mbuf; 1356 struct sk_chain *sk_next; 1357 }; 1358 1359 struct sk_chain_data { 1360 struct sk_chain sk_tx_chain[SK_TX_RING_CNT]; 1361 struct sk_chain sk_rx_chain[SK_RX_RING_CNT]; 1362 int sk_tx_prod; 1363 int sk_tx_cons; 1364 int sk_tx_cnt; 1365 int sk_rx_prod; 1366 int sk_rx_cons; 1367 int sk_rx_cnt; 1368 /* Stick the jumbo mem management stuff here too. */ 1369 caddr_t sk_jslots[SK_JSLOTS]; 1370 void *sk_jumbo_buf; 1371 1372 }; 1373 1374 struct sk_ring_data { 1375 struct sk_tx_desc sk_tx_ring[SK_TX_RING_CNT]; 1376 struct sk_rx_desc sk_rx_ring[SK_RX_RING_CNT]; 1377 }; 1378 1379 struct sk_bcom_hack { 1380 int reg; 1381 int val; 1382 }; 1383 1384 #define SK_INC(x, y) (x) = (x + 1) % y 1385 1386 /* Forward decl. */ 1387 struct sk_if_softc; 1388 1389 /* Softc for the GEnesis controller. */ 1390 struct sk_softc { 1391 bus_space_handle_t sk_bhandle; /* bus space handle */ 1392 bus_space_tag_t sk_btag; /* bus space tag */ 1393 void *sk_intrhand; /* irq handler handle */ 1394 struct resource *sk_irq; /* IRQ resource handle */ 1395 struct resource *sk_res; /* I/O or shared mem handle */ 1396 u_int8_t sk_unit; /* controller number */ 1397 u_int8_t sk_type; 1398 char *sk_vpd_prodname; 1399 char *sk_vpd_readonly; 1400 u_int32_t sk_rboff; /* RAMbuffer offset */ 1401 u_int32_t sk_ramsize; /* amount of RAM on NIC */ 1402 u_int32_t sk_pmd; /* physical media type */ 1403 u_int32_t sk_intrmask; 1404 struct sk_if_softc *sk_if[2]; 1405 device_t sk_devs[2]; 1406 struct mtx sk_mtx; 1407 }; 1408 1409 #define SK_LOCK(_sc) mtx_lock(&(_sc)->sk_mtx) 1410 #define SK_UNLOCK(_sc) mtx_unlock(&(_sc)->sk_mtx) 1411 #define SK_IF_LOCK(_sc) mtx_lock(&(_sc)->sk_softc->sk_mtx) 1412 #define SK_IF_UNLOCK(_sc) mtx_unlock(&(_sc)->sk_softc->sk_mtx) 1413 1414 /* Softc for each logical interface */ 1415 struct sk_if_softc { 1416 struct arpcom arpcom; /* interface info */ 1417 device_t sk_miibus; 1418 u_int8_t sk_unit; /* interface number */ 1419 u_int8_t sk_port; /* port # on controller */ 1420 u_int8_t sk_xmac_rev; /* XMAC chip rev (B2 or C1) */ 1421 u_int32_t sk_rx_ramstart; 1422 u_int32_t sk_rx_ramend; 1423 u_int32_t sk_tx_ramstart; 1424 u_int32_t sk_tx_ramend; 1425 int sk_phytype; 1426 int sk_phyaddr; 1427 device_t sk_dev; 1428 int sk_cnt; 1429 int sk_link; 1430 struct callout_handle sk_tick_ch; 1431 struct sk_chain_data sk_cdata; 1432 struct sk_ring_data *sk_rdata; 1433 struct sk_softc *sk_softc; /* parent controller */ 1434 int sk_tx_bmu; /* TX BMU register */ 1435 int sk_if_flags; 1436 SLIST_HEAD(__sk_jfreehead, sk_jpool_entry) sk_jfree_listhead; 1437 SLIST_HEAD(__sk_jinusehead, sk_jpool_entry) sk_jinuse_listhead; 1438 }; 1439 1440 #define SK_MAXUNIT 256 1441 #define SK_TIMEOUT 1000 1442 #define ETHER_ALIGN 2 1443 1444 #ifdef __alpha__ 1445 #undef vtophys 1446 #define vtophys(va) alpha_XXX_dmamap((vm_offset_t)va) 1447 #endif 1448