1 /* $OpenBSD: if_rtwn.c,v 1.6 2015/08/28 00:03:53 deraadt Exp $ */ 2 3 /*- 4 * Copyright (c) 2010 Damien Bergamini <damien.bergamini@free.fr> 5 * Copyright (c) 2015 Stefan Sperling <stsp@openbsd.org> 6 * Copyright (c) 2016 Andriy Voskoboinyk <avos@FreeBSD.org> 7 * 8 * Permission to use, copy, modify, and distribute this software for any 9 * purpose with or without fee is hereby granted, provided that the above 10 * copyright notice and this permission notice appear in all copies. 11 * 12 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES 13 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF 14 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR 15 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES 16 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN 17 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF 18 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. 19 */ 20 21 #include <sys/cdefs.h> 22 #include "opt_wlan.h" 23 24 #include <sys/param.h> 25 #include <sys/lock.h> 26 #include <sys/mutex.h> 27 #include <sys/mbuf.h> 28 #include <sys/kernel.h> 29 #include <sys/socket.h> 30 #include <sys/systm.h> 31 #include <sys/malloc.h> 32 #include <sys/queue.h> 33 #include <sys/taskqueue.h> 34 #include <sys/bus.h> 35 #include <sys/endian.h> 36 #include <sys/linker.h> 37 38 #include <machine/bus.h> 39 #include <machine/resource.h> 40 #include <sys/rman.h> 41 42 #include <net/if.h> 43 #include <net/ethernet.h> 44 #include <net/if_media.h> 45 46 #include <net80211/ieee80211_var.h> 47 #include <net80211/ieee80211_radiotap.h> 48 49 #include <dev/rtwn/if_rtwnreg.h> 50 #include <dev/rtwn/if_rtwnvar.h> 51 #include <dev/rtwn/if_rtwn_nop.h> 52 53 #include <dev/rtwn/pci/rtwn_pci_var.h> 54 55 #include <dev/rtwn/rtl8192c/r92c_var.h> 56 57 #include <dev/rtwn/rtl8192c/pci/r92ce.h> 58 #include <dev/rtwn/rtl8192c/pci/r92ce_priv.h> 59 #include <dev/rtwn/rtl8192c/pci/r92ce_reg.h> 60 #include <dev/rtwn/rtl8192c/pci/r92ce_tx_desc.h> 61 62 static struct rtwn_r92c_txpwr r92c_txpwr; 63 64 void r92ce_attach(struct rtwn_pci_softc *); 65 66 static void 67 r92ce_postattach(struct rtwn_softc *sc) 68 { 69 struct r92c_softc *rs = sc->sc_priv; 70 struct ieee80211com *ic = &sc->sc_ic; 71 72 if (!(rs->chip & R92C_CHIP_92C) && 73 rs->board_type == R92C_BOARD_TYPE_HIGHPA) 74 rs->rs_txagc = &rtl8188ru_txagc[0]; 75 else 76 rs->rs_txagc = &rtl8192cu_txagc[0]; 77 78 if ((rs->chip & (R92C_CHIP_UMC_A_CUT | R92C_CHIP_92C)) == 79 R92C_CHIP_UMC_A_CUT) 80 sc->fwname = "rtwn-rtl8192cfwE"; 81 else 82 sc->fwname = "rtwn-rtl8192cfwE_B"; 83 sc->fwsig = 0x88c; 84 85 rs->rs_scan_start = ic->ic_scan_start; 86 ic->ic_scan_start = r92c_scan_start; 87 rs->rs_scan_end = ic->ic_scan_end; 88 ic->ic_scan_end = r92c_scan_end; 89 } 90 91 static void 92 r92ce_set_name(struct rtwn_softc *sc, uint8_t *buf) 93 { 94 struct r92c_softc *rs = sc->sc_priv; 95 96 if (rs->chip & R92C_CHIP_92C) 97 sc->name = "RTL8192CE"; 98 else 99 sc->name = "RTL8188CE"; 100 } 101 102 static void 103 r92ce_attach_private(struct rtwn_softc *sc) 104 { 105 struct r92c_softc *rs; 106 107 rs = malloc(sizeof(struct r92c_softc), M_RTWN_PRIV, M_WAITOK | M_ZERO); 108 109 rs->rs_txpwr = &r92c_txpwr; 110 111 rs->rs_set_bw20 = r92c_set_bw20; 112 rs->rs_get_txpower = r92c_get_txpower; 113 rs->rs_set_gain = r92c_set_gain; 114 rs->rs_tx_enable_ampdu = r92c_tx_enable_ampdu; 115 rs->rs_tx_setup_hwseq = r92c_tx_setup_hwseq; 116 rs->rs_tx_setup_macid = r92c_tx_setup_macid; 117 rs->rs_set_rom_opts = r92ce_set_name; 118 119 /* XXX TODO: test with net80211 ratectl! */ 120 #ifndef RTWN_WITHOUT_UCODE 121 rs->rs_c2h_timeout = hz; 122 123 callout_init_mtx(&rs->rs_c2h_report, &sc->sc_mtx, 0); 124 #endif 125 126 rs->rf_read_delay[0] = 1000; 127 rs->rf_read_delay[1] = 1000; 128 rs->rf_read_delay[2] = 1000; 129 130 sc->sc_priv = rs; 131 } 132 133 static void 134 r92ce_adj_devcaps(struct rtwn_softc *sc) 135 { 136 struct ieee80211com *ic = &sc->sc_ic; 137 138 /* 139 * XXX do NOT enable PMGT until RSVD_PAGE command 140 * will not be tested / fixed + HRPWM register must be set too. 141 */ 142 ic->ic_caps &= ~IEEE80211_C_PMGT; 143 } 144 145 void 146 r92ce_attach(struct rtwn_pci_softc *pc) 147 { 148 struct rtwn_softc *sc = &pc->pc_sc; 149 150 /* PCIe part. */ 151 pc->pc_setup_tx_desc = r92ce_setup_tx_desc; 152 pc->pc_tx_postsetup = r92ce_tx_postsetup; 153 pc->pc_copy_tx_desc = r92ce_copy_tx_desc; 154 pc->pc_enable_intr = r92ce_enable_intr; 155 pc->pc_get_intr_status = r92ce_get_intr_status; 156 157 pc->pc_qmap = 0xf771; 158 pc->tcr = 159 R92C_TCR_CFENDFORM | (1 << 12) | (1 << 13); 160 161 /* Common part. */ 162 /* RTL8192C* cannot use pairwise keys from first 4 slots */ 163 sc->sc_flags = RTWN_FLAG_CAM_FIXED; 164 165 sc->sc_start_xfers = r92ce_start_xfers; 166 sc->sc_set_chan = r92c_set_chan; 167 sc->sc_fill_tx_desc = r92c_fill_tx_desc; 168 sc->sc_fill_tx_desc_raw = r92c_fill_tx_desc_raw; 169 sc->sc_fill_tx_desc_null = r92c_fill_tx_desc_null; /* XXX recheck */ 170 sc->sc_dump_tx_desc = r92ce_dump_tx_desc; 171 sc->sc_tx_radiotap_flags = r92c_tx_radiotap_flags; 172 sc->sc_rx_radiotap_flags = r92c_rx_radiotap_flags; 173 sc->sc_get_rx_stats = r92c_get_rx_stats; 174 sc->sc_get_rssi_cck = r92c_get_rssi_cck; 175 sc->sc_get_rssi_ofdm = r92c_get_rssi_ofdm; 176 sc->sc_classify_intr = r92c_classify_intr; 177 sc->sc_handle_tx_report = rtwn_nop_softc_uint8_int; 178 sc->sc_handle_tx_report2 = rtwn_nop_softc_uint8_int; 179 sc->sc_handle_c2h_report = rtwn_nop_softc_uint8_int; 180 sc->sc_check_frame = rtwn_nop_int_softc_mbuf; 181 sc->sc_rf_read = r92c_rf_read; 182 sc->sc_rf_write = r92c_rf_write; 183 sc->sc_check_condition = r92c_check_condition; 184 sc->sc_efuse_postread = r92c_efuse_postread; 185 sc->sc_parse_rom = r92c_parse_rom; 186 sc->sc_set_led = r92ce_set_led; 187 sc->sc_power_on = r92ce_power_on; 188 sc->sc_power_off = r92ce_power_off; 189 #ifndef RTWN_WITHOUT_UCODE 190 sc->sc_fw_reset = r92ce_fw_reset; 191 sc->sc_fw_download_enable = r92c_fw_download_enable; 192 #endif 193 sc->sc_llt_init = r92c_llt_init; 194 sc->sc_set_page_size = r92c_set_page_size; 195 sc->sc_lc_calib = r92c_lc_calib; 196 sc->sc_iq_calib = r92ce_iq_calib; 197 sc->sc_read_chipid_vendor = r92c_read_chipid_vendor; 198 sc->sc_adj_devcaps = r92ce_adj_devcaps; 199 sc->sc_vap_preattach = rtwn_nop_softc_vap; 200 sc->sc_postattach = r92ce_postattach; 201 sc->sc_detach_private = r92c_detach_private; 202 sc->sc_set_media_status = r92c_joinbss_rpt; 203 #ifndef RTWN_WITHOUT_UCODE 204 sc->sc_set_rsvd_page = r92c_set_rsvd_page; 205 sc->sc_set_pwrmode = r92c_set_pwrmode; 206 sc->sc_set_rssi = r92c_set_rssi; 207 #endif 208 sc->sc_beacon_init = r92c_beacon_init; 209 sc->sc_beacon_enable = r92c_beacon_enable; 210 sc->sc_beacon_set_rate = rtwn_nop_void_int; 211 sc->sc_beacon_select = rtwn_nop_softc_int; 212 sc->sc_temp_measure = r92c_temp_measure; 213 sc->sc_temp_read = r92c_temp_read; 214 sc->sc_init_tx_agg = rtwn_nop_softc; 215 sc->sc_init_rx_agg = rtwn_nop_softc; 216 sc->sc_init_ampdu = r92ce_init_ampdu; 217 sc->sc_init_intr = r92ce_init_intr; 218 sc->sc_init_edca = r92ce_init_edca; 219 sc->sc_init_bb = r92ce_init_bb; 220 sc->sc_init_rf = r92c_init_rf; 221 sc->sc_init_antsel = rtwn_nop_softc; 222 sc->sc_post_init = r92ce_post_init; 223 sc->sc_init_bcnq1_boundary = rtwn_nop_int_softc; 224 225 sc->mac_prog = &rtl8192ce_mac[0]; 226 sc->mac_size = nitems(rtl8192ce_mac); 227 sc->bb_prog = &rtl8192ce_bb[0]; 228 sc->bb_size = nitems(rtl8192ce_bb); 229 sc->agc_prog = &rtl8192ce_agc[0]; 230 sc->agc_size = nitems(rtl8192ce_agc); 231 sc->rf_prog = &rtl8192c_rf[0]; 232 233 sc->page_count = R92CE_TX_PAGE_COUNT; 234 sc->pktbuf_count = R92C_TXPKTBUF_COUNT; 235 236 sc->ackto = 0x40; 237 sc->npubqpages = R92CE_PUBQ_NPAGES; 238 sc->nhqpages = R92CE_HPQ_NPAGES; 239 sc->nnqpages = 0; 240 sc->nlqpages = R92CE_LPQ_NPAGES; 241 sc->page_size = R92C_TX_PAGE_SIZE; 242 243 sc->txdesc_len = sizeof(struct r92ce_tx_desc); 244 sc->efuse_maxlen = R92C_EFUSE_MAX_LEN; 245 sc->efuse_maplen = R92C_EFUSE_MAP_LEN; 246 sc->rx_dma_size = R92C_RX_DMA_BUFFER_SIZE; 247 248 sc->macid_limit = R92C_MACID_MAX + 1; 249 sc->cam_entry_limit = R92C_CAM_ENTRY_COUNT; 250 sc->fwsize_limit = R92C_MAX_FW_SIZE; 251 sc->temp_delta = R92C_CALIB_THRESHOLD; 252 253 sc->bcn_status_reg[0] = R92C_TDECTRL; 254 /* 255 * TODO: some additional setup is required 256 * to maintain few beacons at the same time. 257 * 258 * XXX BCNQ1 mechanism is not needed here; move it to the USB module. 259 */ 260 sc->bcn_status_reg[1] = R92C_TDECTRL; 261 sc->rcr = 0; 262 263 r92ce_attach_private(sc); 264 } 265