1 /* 2 * Copyright (c) 2010-2011 Qlogic Corporation 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions 7 * are met: 8 * 9 * 1. Redistributions of source code must retain the above copyright 10 * notice, this list of conditions and the following disclaimer. 11 * 2. Redistributions in binary form must reproduce the above copyright 12 * notice, this list of conditions and the following disclaimer in the 13 * documentation and/or other materials provided with the distribution. 14 * 15 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 16 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 17 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 18 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE 19 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 20 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 21 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 22 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 23 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 24 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 25 * POSSIBILITY OF SUCH DAMAGE. 26 */ 27 28 /* 29 * File: qla_os.c 30 * Author : David C Somayajulu, Qlogic Corporation, Aliso Viejo, CA 92656. 31 */ 32 33 #include <sys/cdefs.h> 34 __FBSDID("$FreeBSD$"); 35 36 #include "qla_os.h" 37 #include "qla_reg.h" 38 #include "qla_hw.h" 39 #include "qla_def.h" 40 #include "qla_inline.h" 41 #include "qla_ver.h" 42 #include "qla_glbl.h" 43 #include "qla_dbg.h" 44 45 /* 46 * Some PCI Configuration Space Related Defines 47 */ 48 49 #ifndef PCI_VENDOR_QLOGIC 50 #define PCI_VENDOR_QLOGIC 0x1077 51 #endif 52 53 #ifndef PCI_PRODUCT_QLOGIC_ISP8020 54 #define PCI_PRODUCT_QLOGIC_ISP8020 0x8020 55 #endif 56 57 #define PCI_QLOGIC_ISP8020 \ 58 ((PCI_PRODUCT_QLOGIC_ISP8020 << 16) | PCI_VENDOR_QLOGIC) 59 60 /* 61 * static functions 62 */ 63 static int qla_alloc_parent_dma_tag(qla_host_t *ha); 64 static void qla_free_parent_dma_tag(qla_host_t *ha); 65 static int qla_alloc_xmt_bufs(qla_host_t *ha); 66 static void qla_free_xmt_bufs(qla_host_t *ha); 67 static int qla_alloc_rcv_bufs(qla_host_t *ha); 68 static void qla_free_rcv_bufs(qla_host_t *ha); 69 70 static void qla_init_ifnet(device_t dev, qla_host_t *ha); 71 static int qla_sysctl_get_stats(SYSCTL_HANDLER_ARGS); 72 static void qla_release(qla_host_t *ha); 73 static void qla_dmamap_callback(void *arg, bus_dma_segment_t *segs, int nsegs, 74 int error); 75 static void qla_stop(qla_host_t *ha); 76 static int qla_send(qla_host_t *ha, struct mbuf **m_headp); 77 static void qla_tx_done(void *context, int pending); 78 79 /* 80 * Hooks to the Operating Systems 81 */ 82 static int qla_pci_probe (device_t); 83 static int qla_pci_attach (device_t); 84 static int qla_pci_detach (device_t); 85 86 static void qla_init(void *arg); 87 static int qla_ioctl(struct ifnet *ifp, u_long cmd, caddr_t data); 88 static int qla_media_change(struct ifnet *ifp); 89 static void qla_media_status(struct ifnet *ifp, struct ifmediareq *ifmr); 90 91 static device_method_t qla_pci_methods[] = { 92 /* Device interface */ 93 DEVMETHOD(device_probe, qla_pci_probe), 94 DEVMETHOD(device_attach, qla_pci_attach), 95 DEVMETHOD(device_detach, qla_pci_detach), 96 { 0, 0 } 97 }; 98 99 static driver_t qla_pci_driver = { 100 "ql", qla_pci_methods, sizeof (qla_host_t), 101 }; 102 103 static devclass_t qla80xx_devclass; 104 105 DRIVER_MODULE(qla80xx, pci, qla_pci_driver, qla80xx_devclass, 0, 0); 106 107 MODULE_DEPEND(qla80xx, pci, 1, 1, 1); 108 MODULE_DEPEND(qla80xx, ether, 1, 1, 1); 109 110 MALLOC_DEFINE(M_QLA8XXXBUF, "qla80xxbuf", "Buffers for qla80xx driver"); 111 112 uint32_t std_replenish = 8; 113 uint32_t jumbo_replenish = 2; 114 uint32_t rcv_pkt_thres = 128; 115 uint32_t rcv_pkt_thres_d = 32; 116 uint32_t snd_pkt_thres = 16; 117 uint32_t free_pkt_thres = (NUM_TX_DESCRIPTORS / 2); 118 119 static char dev_str[64]; 120 121 /* 122 * Name: qla_pci_probe 123 * Function: Validate the PCI device to be a QLA80XX device 124 */ 125 static int 126 qla_pci_probe(device_t dev) 127 { 128 switch ((pci_get_device(dev) << 16) | (pci_get_vendor(dev))) { 129 case PCI_QLOGIC_ISP8020: 130 snprintf(dev_str, sizeof(dev_str), "%s v%d.%d.%d", 131 "Qlogic ISP 80xx PCI CNA Adapter-Ethernet Function", 132 QLA_VERSION_MAJOR, QLA_VERSION_MINOR, 133 QLA_VERSION_BUILD); 134 device_set_desc(dev, dev_str); 135 break; 136 default: 137 return (ENXIO); 138 } 139 140 if (bootverbose) 141 printf("%s: %s\n ", __func__, dev_str); 142 143 return (BUS_PROBE_DEFAULT); 144 } 145 146 static void 147 qla_add_sysctls(qla_host_t *ha) 148 { 149 device_t dev = ha->pci_dev; 150 151 SYSCTL_ADD_PROC(device_get_sysctl_ctx(dev), 152 SYSCTL_CHILDREN(device_get_sysctl_tree(dev)), 153 OID_AUTO, "stats", CTLTYPE_INT | CTLFLAG_RD, 154 (void *)ha, 0, 155 qla_sysctl_get_stats, "I", "Statistics"); 156 157 dbg_level = 0; 158 SYSCTL_ADD_UINT(device_get_sysctl_ctx(dev), 159 SYSCTL_CHILDREN(device_get_sysctl_tree(dev)), 160 OID_AUTO, "debug", CTLFLAG_RW, 161 &dbg_level, dbg_level, "Debug Level"); 162 163 SYSCTL_ADD_UINT(device_get_sysctl_ctx(dev), 164 SYSCTL_CHILDREN(device_get_sysctl_tree(dev)), 165 OID_AUTO, "std_replenish", CTLFLAG_RW, 166 &std_replenish, std_replenish, 167 "Threshold for Replenishing Standard Frames"); 168 169 SYSCTL_ADD_UINT(device_get_sysctl_ctx(dev), 170 SYSCTL_CHILDREN(device_get_sysctl_tree(dev)), 171 OID_AUTO, "jumbo_replenish", CTLFLAG_RW, 172 &jumbo_replenish, jumbo_replenish, 173 "Threshold for Replenishing Jumbo Frames"); 174 175 SYSCTL_ADD_UINT(device_get_sysctl_ctx(dev), 176 SYSCTL_CHILDREN(device_get_sysctl_tree(dev)), 177 OID_AUTO, "rcv_pkt_thres", CTLFLAG_RW, 178 &rcv_pkt_thres, rcv_pkt_thres, 179 "Threshold for # of rcv pkts to trigger indication isr"); 180 181 SYSCTL_ADD_UINT(device_get_sysctl_ctx(dev), 182 SYSCTL_CHILDREN(device_get_sysctl_tree(dev)), 183 OID_AUTO, "rcv_pkt_thres_d", CTLFLAG_RW, 184 &rcv_pkt_thres_d, rcv_pkt_thres_d, 185 "Threshold for # of rcv pkts to trigger indication defered"); 186 187 SYSCTL_ADD_UINT(device_get_sysctl_ctx(dev), 188 SYSCTL_CHILDREN(device_get_sysctl_tree(dev)), 189 OID_AUTO, "snd_pkt_thres", CTLFLAG_RW, 190 &snd_pkt_thres, snd_pkt_thres, 191 "Threshold for # of snd packets"); 192 193 SYSCTL_ADD_UINT(device_get_sysctl_ctx(dev), 194 SYSCTL_CHILDREN(device_get_sysctl_tree(dev)), 195 OID_AUTO, "free_pkt_thres", CTLFLAG_RW, 196 &free_pkt_thres, free_pkt_thres, 197 "Threshold for # of packets to free at a time"); 198 199 return; 200 } 201 202 static void 203 qla_watchdog(void *arg) 204 { 205 qla_host_t *ha = arg; 206 qla_hw_t *hw; 207 struct ifnet *ifp; 208 209 hw = &ha->hw; 210 ifp = ha->ifp; 211 212 if (ha->flags.qla_watchdog_exit) 213 return; 214 215 if (!ha->flags.qla_watchdog_pause) { 216 if (qla_le32_to_host(*(hw->tx_cons)) != hw->txr_comp) { 217 taskqueue_enqueue(ha->tx_tq, &ha->tx_task); 218 } else if ((ifp->if_snd.ifq_head != NULL) && QL_RUNNING(ifp)) { 219 taskqueue_enqueue(ha->tx_tq, &ha->tx_task); 220 } 221 } 222 ha->watchdog_ticks = ha->watchdog_ticks++ % 1000; 223 callout_reset(&ha->tx_callout, QLA_WATCHDOG_CALLOUT_TICKS, 224 qla_watchdog, ha); 225 } 226 227 /* 228 * Name: qla_pci_attach 229 * Function: attaches the device to the operating system 230 */ 231 static int 232 qla_pci_attach(device_t dev) 233 { 234 qla_host_t *ha = NULL; 235 uint32_t rsrc_len, i; 236 237 QL_DPRINT2((dev, "%s: enter\n", __func__)); 238 239 if ((ha = device_get_softc(dev)) == NULL) { 240 device_printf(dev, "cannot get softc\n"); 241 return (ENOMEM); 242 } 243 244 memset(ha, 0, sizeof (qla_host_t)); 245 246 if (pci_get_device(dev) != PCI_PRODUCT_QLOGIC_ISP8020) { 247 device_printf(dev, "device is not ISP8020\n"); 248 return (ENXIO); 249 } 250 251 ha->pci_func = pci_get_function(dev); 252 253 ha->pci_dev = dev; 254 255 pci_enable_busmaster(dev); 256 257 ha->reg_rid = PCIR_BAR(0); 258 ha->pci_reg = bus_alloc_resource_any(dev, SYS_RES_MEMORY, &ha->reg_rid, 259 RF_ACTIVE); 260 261 if (ha->pci_reg == NULL) { 262 device_printf(dev, "unable to map any ports\n"); 263 goto qla_pci_attach_err; 264 } 265 266 rsrc_len = (uint32_t) bus_get_resource_count(dev, SYS_RES_MEMORY, 267 ha->reg_rid); 268 269 mtx_init(&ha->hw_lock, "qla80xx_hw_lock", MTX_NETWORK_LOCK, MTX_DEF); 270 mtx_init(&ha->tx_lock, "qla80xx_tx_lock", MTX_NETWORK_LOCK, MTX_DEF); 271 mtx_init(&ha->rx_lock, "qla80xx_rx_lock", MTX_NETWORK_LOCK, MTX_DEF); 272 mtx_init(&ha->rxj_lock, "qla80xx_rxj_lock", MTX_NETWORK_LOCK, MTX_DEF); 273 ha->flags.lock_init = 1; 274 275 ha->msix_count = pci_msix_count(dev); 276 277 if (ha->msix_count < qla_get_msix_count(ha)) { 278 device_printf(dev, "%s: msix_count[%d] not enough\n", __func__, 279 ha->msix_count); 280 goto qla_pci_attach_err; 281 } 282 283 QL_DPRINT2((dev, "%s: ha %p irq %p pci_func 0x%x rsrc_count 0x%08x" 284 " msix_count 0x%x pci_reg %p\n", __func__, ha, 285 ha->irq, ha->pci_func, rsrc_len, ha->msix_count, ha->pci_reg)); 286 287 ha->msix_count = qla_get_msix_count(ha); 288 289 if (pci_alloc_msix(dev, &ha->msix_count)) { 290 device_printf(dev, "%s: pci_alloc_msi[%d] failed\n", __func__, 291 ha->msix_count); 292 ha->msix_count = 0; 293 goto qla_pci_attach_err; 294 } 295 296 TASK_INIT(&ha->tx_task, 0, qla_tx_done, ha); 297 ha->tx_tq = taskqueue_create_fast("qla_txq", M_NOWAIT, 298 taskqueue_thread_enqueue, &ha->tx_tq); 299 taskqueue_start_threads(&ha->tx_tq, 1, PI_NET, "%s txq", 300 device_get_nameunit(ha->pci_dev)); 301 302 for (i = 0; i < ha->msix_count; i++) { 303 ha->irq_vec[i].irq_rid = i+1; 304 ha->irq_vec[i].ha = ha; 305 306 ha->irq_vec[i].irq = bus_alloc_resource_any(dev, SYS_RES_IRQ, 307 &ha->irq_vec[i].irq_rid, 308 (RF_ACTIVE | RF_SHAREABLE)); 309 310 if (ha->irq_vec[i].irq == NULL) { 311 device_printf(dev, "could not allocate interrupt\n"); 312 goto qla_pci_attach_err; 313 } 314 315 if (bus_setup_intr(dev, ha->irq_vec[i].irq, 316 (INTR_TYPE_NET | INTR_MPSAFE), 317 NULL, qla_isr, &ha->irq_vec[i], 318 &ha->irq_vec[i].handle)) { 319 device_printf(dev, "could not setup interrupt\n"); 320 goto qla_pci_attach_err; 321 } 322 323 TASK_INIT(&ha->irq_vec[i].rcv_task, 0, qla_rcv,\ 324 &ha->irq_vec[i]); 325 326 ha->irq_vec[i].rcv_tq = taskqueue_create_fast("qla_rcvq", 327 M_NOWAIT, taskqueue_thread_enqueue, 328 &ha->irq_vec[i].rcv_tq); 329 330 taskqueue_start_threads(&ha->irq_vec[i].rcv_tq, 1, PI_NET, 331 "%s rcvq", 332 device_get_nameunit(ha->pci_dev)); 333 } 334 335 qla_add_sysctls(ha); 336 337 /* add hardware specific sysctls */ 338 qla_hw_add_sysctls(ha); 339 340 /* initialize hardware */ 341 if (qla_init_hw(ha)) { 342 device_printf(dev, "%s: qla_init_hw failed\n", __func__); 343 goto qla_pci_attach_err; 344 } 345 346 device_printf(dev, "%s: firmware[%d.%d.%d.%d]\n", __func__, 347 ha->fw_ver_major, ha->fw_ver_minor, ha->fw_ver_sub, 348 ha->fw_ver_build); 349 350 //qla_get_hw_caps(ha); 351 qla_read_mac_addr(ha); 352 353 /* allocate parent dma tag */ 354 if (qla_alloc_parent_dma_tag(ha)) { 355 device_printf(dev, "%s: qla_alloc_parent_dma_tag failed\n", 356 __func__); 357 goto qla_pci_attach_err; 358 } 359 360 /* alloc all dma buffers */ 361 if (qla_alloc_dma(ha)) { 362 device_printf(dev, "%s: qla_alloc_dma failed\n", __func__); 363 goto qla_pci_attach_err; 364 } 365 366 /* create the o.s ethernet interface */ 367 qla_init_ifnet(dev, ha); 368 369 ha->flags.qla_watchdog_active = 1; 370 ha->flags.qla_watchdog_pause = 1; 371 372 callout_init(&ha->tx_callout, TRUE); 373 374 /* create ioctl device interface */ 375 if (qla_make_cdev(ha)) { 376 device_printf(dev, "%s: qla_make_cdev failed\n", __func__); 377 goto qla_pci_attach_err; 378 } 379 380 callout_reset(&ha->tx_callout, QLA_WATCHDOG_CALLOUT_TICKS, 381 qla_watchdog, ha); 382 383 QL_DPRINT2((dev, "%s: exit 0\n", __func__)); 384 return (0); 385 386 qla_pci_attach_err: 387 388 qla_release(ha); 389 390 QL_DPRINT2((dev, "%s: exit ENXIO\n", __func__)); 391 return (ENXIO); 392 } 393 394 /* 395 * Name: qla_pci_detach 396 * Function: Unhooks the device from the operating system 397 */ 398 static int 399 qla_pci_detach(device_t dev) 400 { 401 qla_host_t *ha = NULL; 402 struct ifnet *ifp; 403 int i; 404 405 QL_DPRINT2((dev, "%s: enter\n", __func__)); 406 407 if ((ha = device_get_softc(dev)) == NULL) { 408 device_printf(dev, "cannot get softc\n"); 409 return (ENOMEM); 410 } 411 412 ifp = ha->ifp; 413 414 QLA_LOCK(ha, __func__); 415 qla_stop(ha); 416 QLA_UNLOCK(ha, __func__); 417 418 if (ha->tx_tq) { 419 taskqueue_drain(ha->tx_tq, &ha->tx_task); 420 taskqueue_free(ha->tx_tq); 421 } 422 423 for (i = 0; i < ha->msix_count; i++) { 424 taskqueue_drain(ha->irq_vec[i].rcv_tq, 425 &ha->irq_vec[i].rcv_task); 426 taskqueue_free(ha->irq_vec[i].rcv_tq); 427 } 428 429 qla_release(ha); 430 431 QL_DPRINT2((dev, "%s: exit\n", __func__)); 432 433 return (0); 434 } 435 436 /* 437 * SYSCTL Related Callbacks 438 */ 439 static int 440 qla_sysctl_get_stats(SYSCTL_HANDLER_ARGS) 441 { 442 int err, ret = 0; 443 qla_host_t *ha; 444 445 err = sysctl_handle_int(oidp, &ret, 0, req); 446 447 if (err) 448 return (err); 449 450 ha = (qla_host_t *)arg1; 451 //qla_get_stats(ha); 452 QL_DPRINT2((ha->pci_dev, "%s: called ret %d\n", __func__, ret)); 453 return (err); 454 } 455 456 457 /* 458 * Name: qla_release 459 * Function: Releases the resources allocated for the device 460 */ 461 static void 462 qla_release(qla_host_t *ha) 463 { 464 device_t dev; 465 int i; 466 467 dev = ha->pci_dev; 468 469 qla_del_cdev(ha); 470 471 if (ha->flags.qla_watchdog_active) 472 ha->flags.qla_watchdog_exit = 1; 473 474 callout_stop(&ha->tx_callout); 475 qla_mdelay(__func__, 100); 476 477 if (ha->ifp != NULL) 478 ether_ifdetach(ha->ifp); 479 480 qla_free_dma(ha); 481 qla_free_parent_dma_tag(ha); 482 483 for (i = 0; i < ha->msix_count; i++) { 484 if (ha->irq_vec[i].handle) 485 (void)bus_teardown_intr(dev, ha->irq_vec[i].irq, 486 ha->irq_vec[i].handle); 487 if (ha->irq_vec[i].irq) 488 (void) bus_release_resource(dev, SYS_RES_IRQ, 489 ha->irq_vec[i].irq_rid, 490 ha->irq_vec[i].irq); 491 } 492 if (ha->msix_count) 493 pci_release_msi(dev); 494 495 if (ha->flags.lock_init) { 496 mtx_destroy(&ha->tx_lock); 497 mtx_destroy(&ha->rx_lock); 498 mtx_destroy(&ha->rxj_lock); 499 mtx_destroy(&ha->hw_lock); 500 } 501 502 if (ha->pci_reg) 503 (void) bus_release_resource(dev, SYS_RES_MEMORY, ha->reg_rid, 504 ha->pci_reg); 505 } 506 507 /* 508 * DMA Related Functions 509 */ 510 511 static void 512 qla_dmamap_callback(void *arg, bus_dma_segment_t *segs, int nsegs, int error) 513 { 514 *((bus_addr_t *)arg) = 0; 515 516 if (error) { 517 printf("%s: bus_dmamap_load failed (%d)\n", __func__, error); 518 return; 519 } 520 521 QL_ASSERT((nsegs == 1), ("%s: %d segments returned!", __func__, nsegs)); 522 523 *((bus_addr_t *)arg) = segs[0].ds_addr; 524 525 return; 526 } 527 528 int 529 qla_alloc_dmabuf(qla_host_t *ha, qla_dma_t *dma_buf) 530 { 531 int ret = 0; 532 device_t dev; 533 bus_addr_t b_addr; 534 535 dev = ha->pci_dev; 536 537 QL_DPRINT2((dev, "%s: enter\n", __func__)); 538 539 ret = bus_dma_tag_create( 540 ha->parent_tag,/* parent */ 541 dma_buf->alignment, 542 ((bus_size_t)(1ULL << 32)),/* boundary */ 543 BUS_SPACE_MAXADDR, /* lowaddr */ 544 BUS_SPACE_MAXADDR, /* highaddr */ 545 NULL, NULL, /* filter, filterarg */ 546 dma_buf->size, /* maxsize */ 547 1, /* nsegments */ 548 dma_buf->size, /* maxsegsize */ 549 0, /* flags */ 550 NULL, NULL, /* lockfunc, lockarg */ 551 &dma_buf->dma_tag); 552 553 if (ret) { 554 device_printf(dev, "%s: could not create dma tag\n", __func__); 555 goto qla_alloc_dmabuf_exit; 556 } 557 ret = bus_dmamem_alloc(dma_buf->dma_tag, 558 (void **)&dma_buf->dma_b, 559 (BUS_DMA_ZERO | BUS_DMA_COHERENT | BUS_DMA_NOWAIT), 560 &dma_buf->dma_map); 561 if (ret) { 562 bus_dma_tag_destroy(dma_buf->dma_tag); 563 device_printf(dev, "%s: bus_dmamem_alloc failed\n", __func__); 564 goto qla_alloc_dmabuf_exit; 565 } 566 567 ret = bus_dmamap_load(dma_buf->dma_tag, 568 dma_buf->dma_map, 569 dma_buf->dma_b, 570 dma_buf->size, 571 qla_dmamap_callback, 572 &b_addr, BUS_DMA_NOWAIT); 573 574 if (ret || !b_addr) { 575 bus_dma_tag_destroy(dma_buf->dma_tag); 576 bus_dmamem_free(dma_buf->dma_tag, dma_buf->dma_b, 577 dma_buf->dma_map); 578 ret = -1; 579 goto qla_alloc_dmabuf_exit; 580 } 581 582 dma_buf->dma_addr = b_addr; 583 584 qla_alloc_dmabuf_exit: 585 QL_DPRINT2((dev, "%s: exit ret 0x%08x tag %p map %p b %p sz 0x%x\n", 586 __func__, ret, (void *)dma_buf->dma_tag, 587 (void *)dma_buf->dma_map, (void *)dma_buf->dma_b, 588 dma_buf->size)); 589 590 return ret; 591 } 592 593 void 594 qla_free_dmabuf(qla_host_t *ha, qla_dma_t *dma_buf) 595 { 596 bus_dmamem_free(dma_buf->dma_tag, dma_buf->dma_b, dma_buf->dma_map); 597 bus_dma_tag_destroy(dma_buf->dma_tag); 598 } 599 600 static int 601 qla_alloc_parent_dma_tag(qla_host_t *ha) 602 { 603 int ret; 604 device_t dev; 605 606 dev = ha->pci_dev; 607 608 /* 609 * Allocate parent DMA Tag 610 */ 611 ret = bus_dma_tag_create( 612 bus_get_dma_tag(dev), /* parent */ 613 1,((bus_size_t)(1ULL << 32)),/* alignment, boundary */ 614 BUS_SPACE_MAXADDR, /* lowaddr */ 615 BUS_SPACE_MAXADDR, /* highaddr */ 616 NULL, NULL, /* filter, filterarg */ 617 BUS_SPACE_MAXSIZE_32BIT,/* maxsize */ 618 0, /* nsegments */ 619 BUS_SPACE_MAXSIZE_32BIT,/* maxsegsize */ 620 0, /* flags */ 621 NULL, NULL, /* lockfunc, lockarg */ 622 &ha->parent_tag); 623 624 if (ret) { 625 device_printf(dev, "%s: could not create parent dma tag\n", 626 __func__); 627 return (-1); 628 } 629 630 ha->flags.parent_tag = 1; 631 632 return (0); 633 } 634 635 static void 636 qla_free_parent_dma_tag(qla_host_t *ha) 637 { 638 if (ha->flags.parent_tag) { 639 bus_dma_tag_destroy(ha->parent_tag); 640 ha->flags.parent_tag = 0; 641 } 642 } 643 644 /* 645 * Name: qla_init_ifnet 646 * Function: Creates the Network Device Interface and Registers it with the O.S 647 */ 648 649 static void 650 qla_init_ifnet(device_t dev, qla_host_t *ha) 651 { 652 struct ifnet *ifp; 653 654 QL_DPRINT2((dev, "%s: enter\n", __func__)); 655 656 ifp = ha->ifp = if_alloc(IFT_ETHER); 657 658 if (ifp == NULL) 659 panic("%s: cannot if_alloc()\n", device_get_nameunit(dev)); 660 661 if_initname(ifp, device_get_name(dev), device_get_unit(dev)); 662 663 ifp->if_mtu = ETHERMTU; 664 ifp->if_baudrate = (1 * 1000 * 1000 *1000); 665 ifp->if_init = qla_init; 666 ifp->if_softc = ha; 667 ifp->if_flags = IFF_BROADCAST | IFF_SIMPLEX | IFF_MULTICAST; 668 ifp->if_ioctl = qla_ioctl; 669 ifp->if_start = qla_start; 670 671 IFQ_SET_MAXLEN(&ifp->if_snd, qla_get_ifq_snd_maxlen(ha)); 672 ifp->if_snd.ifq_drv_maxlen = qla_get_ifq_snd_maxlen(ha); 673 IFQ_SET_READY(&ifp->if_snd); 674 675 ha->max_frame_size = ifp->if_mtu + ETHER_HDR_LEN + ETHER_CRC_LEN; 676 677 ether_ifattach(ifp, qla_get_mac_addr(ha)); 678 679 ifp->if_capabilities = IFCAP_HWCSUM | 680 IFCAP_TSO4 | 681 IFCAP_TSO6 | 682 IFCAP_JUMBO_MTU; 683 684 ifp->if_capabilities |= IFCAP_VLAN_HWTAGGING | IFCAP_VLAN_MTU; 685 686 #if defined(__FreeBSD_version) && (__FreeBSD_version < 900002) 687 ifp->if_timer = 0; 688 ifp->if_watchdog = NULL; 689 #endif /* #if defined(__FreeBSD_version) && (__FreeBSD_version < 900002) */ 690 691 ifp->if_capenable = ifp->if_capabilities; 692 693 ifp->if_data.ifi_hdrlen = sizeof(struct ether_vlan_header); 694 695 ifmedia_init(&ha->media, IFM_IMASK, qla_media_change, qla_media_status); 696 697 ifmedia_add(&ha->media, (IFM_ETHER | qla_get_optics(ha) | IFM_FDX), 0, 698 NULL); 699 ifmedia_add(&ha->media, (IFM_ETHER | IFM_AUTO), 0, NULL); 700 701 ifmedia_set(&ha->media, (IFM_ETHER | IFM_AUTO)); 702 703 QL_DPRINT2((dev, "%s: exit\n", __func__)); 704 705 return; 706 } 707 708 static void 709 qla_init_locked(qla_host_t *ha) 710 { 711 struct ifnet *ifp = ha->ifp; 712 713 qla_stop(ha); 714 715 if (qla_alloc_xmt_bufs(ha) != 0) 716 return; 717 718 if (qla_alloc_rcv_bufs(ha) != 0) 719 return; 720 721 if (qla_config_lro(ha)) 722 return; 723 724 bcopy(IF_LLADDR(ha->ifp), ha->hw.mac_addr, ETHER_ADDR_LEN); 725 726 ifp->if_hwassist = CSUM_TCP | CSUM_UDP | CSUM_TSO; 727 728 ha->flags.stop_rcv = 0; 729 if (qla_init_hw_if(ha) == 0) { 730 ifp = ha->ifp; 731 ifp->if_drv_flags |= IFF_DRV_RUNNING; 732 ifp->if_drv_flags &= ~IFF_DRV_OACTIVE; 733 ha->flags.qla_watchdog_pause = 0; 734 } 735 736 return; 737 } 738 739 static void 740 qla_init(void *arg) 741 { 742 qla_host_t *ha; 743 744 ha = (qla_host_t *)arg; 745 746 QL_DPRINT2((ha->pci_dev, "%s: enter\n", __func__)); 747 748 QLA_LOCK(ha, __func__); 749 qla_init_locked(ha); 750 QLA_UNLOCK(ha, __func__); 751 752 QL_DPRINT2((ha->pci_dev, "%s: exit\n", __func__)); 753 } 754 755 static void 756 qla_set_multi(qla_host_t *ha, uint32_t add_multi) 757 { 758 uint8_t mta[Q8_MAX_NUM_MULTICAST_ADDRS * Q8_MAC_ADDR_LEN]; 759 struct ifmultiaddr *ifma; 760 int mcnt = 0; 761 struct ifnet *ifp = ha->ifp; 762 763 IF_ADDR_LOCK(ifp); 764 765 TAILQ_FOREACH(ifma, &ifp->if_multiaddrs, ifma_link) { 766 767 if (ifma->ifma_addr->sa_family != AF_LINK) 768 continue; 769 770 if (mcnt == Q8_MAX_NUM_MULTICAST_ADDRS) 771 break; 772 773 bcopy(LLADDR((struct sockaddr_dl *) ifma->ifma_addr), 774 &mta[mcnt * Q8_MAC_ADDR_LEN], Q8_MAC_ADDR_LEN); 775 776 mcnt++; 777 } 778 779 IF_ADDR_UNLOCK(ifp); 780 781 qla_hw_set_multi(ha, mta, mcnt, add_multi); 782 783 return; 784 } 785 786 static int 787 qla_ioctl(struct ifnet *ifp, u_long cmd, caddr_t data) 788 { 789 int ret = 0; 790 struct ifreq *ifr = (struct ifreq *)data; 791 struct ifaddr *ifa = (struct ifaddr *)data; 792 qla_host_t *ha; 793 794 ha = (qla_host_t *)ifp->if_softc; 795 796 switch (cmd) { 797 case SIOCSIFADDR: 798 QL_DPRINT4((ha->pci_dev, "%s: SIOCSIFADDR (0x%lx)\n", 799 __func__, cmd)); 800 801 if (ifa->ifa_addr->sa_family == AF_INET) { 802 ifp->if_flags |= IFF_UP; 803 if (!(ifp->if_drv_flags & IFF_DRV_RUNNING)) { 804 QLA_LOCK(ha, __func__); 805 qla_init_locked(ha); 806 QLA_UNLOCK(ha, __func__); 807 } 808 QL_DPRINT4((ha->pci_dev, 809 "%s: SIOCSIFADDR (0x%lx) ipv4 [0x%08x]\n", 810 __func__, cmd, ntohl(IA_SIN(ifa)->sin_addr.s_addr))); 811 812 arp_ifinit(ifp, ifa); 813 if (ntohl(IA_SIN(ifa)->sin_addr.s_addr) != INADDR_ANY) { 814 qla_config_ipv4_addr(ha, 815 (IA_SIN(ifa)->sin_addr.s_addr)); 816 } 817 } else { 818 ether_ioctl(ifp, cmd, data); 819 } 820 break; 821 822 case SIOCSIFMTU: 823 QL_DPRINT4((ha->pci_dev, "%s: SIOCSIFMTU (0x%lx)\n", 824 __func__, cmd)); 825 826 if (ifr->ifr_mtu > QLA_MAX_FRAME_SIZE - ETHER_HDR_LEN) { 827 ret = EINVAL; 828 } else { 829 QLA_LOCK(ha, __func__); 830 ifp->if_mtu = ifr->ifr_mtu; 831 ha->max_frame_size = 832 ifp->if_mtu + ETHER_HDR_LEN + ETHER_CRC_LEN; 833 if ((ifp->if_drv_flags & IFF_DRV_RUNNING)) { 834 ret = qla_set_max_mtu(ha, ha->max_frame_size, 835 (ha->hw.rx_cntxt_rsp)->rx_rsp.cntxt_id); 836 } 837 QLA_UNLOCK(ha, __func__); 838 839 if (ret) 840 ret = EINVAL; 841 } 842 843 break; 844 845 case SIOCSIFFLAGS: 846 QL_DPRINT4((ha->pci_dev, "%s: SIOCSIFFLAGS (0x%lx)\n", 847 __func__, cmd)); 848 849 if (ifp->if_flags & IFF_UP) { 850 if ((ifp->if_drv_flags & IFF_DRV_RUNNING)) { 851 if ((ifp->if_flags ^ ha->if_flags) & 852 IFF_PROMISC) { 853 qla_set_promisc(ha); 854 } else if ((ifp->if_flags ^ ha->if_flags) & 855 IFF_ALLMULTI) { 856 qla_set_allmulti(ha); 857 } 858 } else { 859 QLA_LOCK(ha, __func__); 860 qla_init_locked(ha); 861 ha->max_frame_size = ifp->if_mtu + 862 ETHER_HDR_LEN + ETHER_CRC_LEN; 863 ret = qla_set_max_mtu(ha, ha->max_frame_size, 864 (ha->hw.rx_cntxt_rsp)->rx_rsp.cntxt_id); 865 QLA_UNLOCK(ha, __func__); 866 } 867 } else { 868 QLA_LOCK(ha, __func__); 869 if (ifp->if_drv_flags & IFF_DRV_RUNNING) 870 qla_stop(ha); 871 ha->if_flags = ifp->if_flags; 872 QLA_UNLOCK(ha, __func__); 873 } 874 break; 875 876 case SIOCADDMULTI: 877 QL_DPRINT4((ha->pci_dev, 878 "%s: %s (0x%lx)\n", __func__, "SIOCADDMULTI", cmd)); 879 880 if (ifp->if_drv_flags & IFF_DRV_RUNNING) { 881 qla_set_multi(ha, 1); 882 } 883 break; 884 885 case SIOCDELMULTI: 886 QL_DPRINT4((ha->pci_dev, 887 "%s: %s (0x%lx)\n", __func__, "SIOCDELMULTI", cmd)); 888 889 if (ifp->if_drv_flags & IFF_DRV_RUNNING) { 890 qla_set_multi(ha, 0); 891 } 892 break; 893 894 case SIOCSIFMEDIA: 895 case SIOCGIFMEDIA: 896 QL_DPRINT4((ha->pci_dev, 897 "%s: SIOCSIFMEDIA/SIOCGIFMEDIA (0x%lx)\n", 898 __func__, cmd)); 899 ret = ifmedia_ioctl(ifp, ifr, &ha->media, cmd); 900 break; 901 902 case SIOCSIFCAP: 903 { 904 int mask = ifr->ifr_reqcap ^ ifp->if_capenable; 905 906 QL_DPRINT4((ha->pci_dev, "%s: SIOCSIFCAP (0x%lx)\n", 907 __func__, cmd)); 908 909 if (mask & IFCAP_HWCSUM) 910 ifp->if_capenable ^= IFCAP_HWCSUM; 911 if (mask & IFCAP_TSO4) 912 ifp->if_capenable ^= IFCAP_TSO4; 913 if (mask & IFCAP_TSO6) 914 ifp->if_capenable ^= IFCAP_TSO6; 915 if (mask & IFCAP_VLAN_HWTAGGING) 916 ifp->if_capenable ^= IFCAP_VLAN_HWTAGGING; 917 918 if (!(ifp->if_drv_flags & IFF_DRV_RUNNING)) 919 qla_init(ha); 920 921 VLAN_CAPABILITIES(ifp); 922 break; 923 } 924 925 default: 926 QL_DPRINT4((ha->pci_dev, "%s: default (0x%lx)\n", 927 __func__, cmd)); 928 ret = ether_ioctl(ifp, cmd, data); 929 break; 930 } 931 932 return (ret); 933 } 934 935 static int 936 qla_media_change(struct ifnet *ifp) 937 { 938 qla_host_t *ha; 939 struct ifmedia *ifm; 940 int ret = 0; 941 942 ha = (qla_host_t *)ifp->if_softc; 943 944 QL_DPRINT2((ha->pci_dev, "%s: enter\n", __func__)); 945 946 ifm = &ha->media; 947 948 if (IFM_TYPE(ifm->ifm_media) != IFM_ETHER) 949 ret = EINVAL; 950 951 QL_DPRINT2((ha->pci_dev, "%s: exit\n", __func__)); 952 953 return (ret); 954 } 955 956 static void 957 qla_media_status(struct ifnet *ifp, struct ifmediareq *ifmr) 958 { 959 qla_host_t *ha; 960 961 ha = (qla_host_t *)ifp->if_softc; 962 963 QL_DPRINT2((ha->pci_dev, "%s: enter\n", __func__)); 964 965 ifmr->ifm_status = IFM_AVALID; 966 ifmr->ifm_active = IFM_ETHER; 967 968 qla_update_link_state(ha); 969 if (ha->hw.flags.link_up) { 970 ifmr->ifm_status |= IFM_ACTIVE; 971 ifmr->ifm_active |= (IFM_FDX | qla_get_optics(ha)); 972 } 973 974 QL_DPRINT2((ha->pci_dev, "%s: exit (%s)\n", __func__,\ 975 (ha->hw.flags.link_up ? "link_up" : "link_down"))); 976 977 return; 978 } 979 980 void 981 qla_start(struct ifnet *ifp) 982 { 983 struct mbuf *m_head; 984 qla_host_t *ha = (qla_host_t *)ifp->if_softc; 985 986 QL_DPRINT8((ha->pci_dev, "%s: enter\n", __func__)); 987 988 if (!mtx_trylock(&ha->tx_lock)) { 989 QL_DPRINT8((ha->pci_dev, 990 "%s: mtx_trylock(&ha->tx_lock) failed\n", __func__)); 991 return; 992 } 993 994 if ((ifp->if_drv_flags & (IFF_DRV_RUNNING | IFF_DRV_OACTIVE)) != 995 IFF_DRV_RUNNING) { 996 QL_DPRINT8((ha->pci_dev, "%s: !IFF_DRV_RUNNING\n", __func__)); 997 QLA_TX_UNLOCK(ha); 998 return; 999 } 1000 1001 if (!ha->watchdog_ticks) 1002 qla_update_link_state(ha); 1003 1004 if (!ha->hw.flags.link_up) { 1005 QL_DPRINT8((ha->pci_dev, "%s: link down\n", __func__)); 1006 QLA_TX_UNLOCK(ha); 1007 return; 1008 } 1009 1010 while (ifp->if_snd.ifq_head != NULL) { 1011 IF_DEQUEUE(&ifp->if_snd, m_head); 1012 1013 if (m_head == NULL) { 1014 QL_DPRINT8((ha->pci_dev, "%s: m_head == NULL\n", 1015 __func__)); 1016 break; 1017 } 1018 1019 if (qla_send(ha, &m_head)) { 1020 if (m_head == NULL) 1021 break; 1022 QL_DPRINT8((ha->pci_dev, "%s: PREPEND\n", __func__)); 1023 ifp->if_drv_flags |= IFF_DRV_OACTIVE; 1024 IF_PREPEND(&ifp->if_snd, m_head); 1025 break; 1026 } 1027 /* Send a copy of the frame to the BPF listener */ 1028 ETHER_BPF_MTAP(ifp, m_head); 1029 } 1030 QLA_TX_UNLOCK(ha); 1031 QL_DPRINT8((ha->pci_dev, "%s: exit\n", __func__)); 1032 return; 1033 } 1034 1035 static int 1036 qla_send(qla_host_t *ha, struct mbuf **m_headp) 1037 { 1038 bus_dma_segment_t segs[QLA_MAX_SEGMENTS]; 1039 bus_dmamap_t map; 1040 int nsegs; 1041 int ret = -1; 1042 uint32_t tx_idx; 1043 struct mbuf *m_head = *m_headp; 1044 1045 QL_DPRINT8((ha->pci_dev, "%s: enter\n", __func__)); 1046 1047 if ((ret = bus_dmamap_create(ha->tx_tag, BUS_DMA_NOWAIT, &map))) { 1048 ha->err_tx_dmamap_create++; 1049 device_printf(ha->pci_dev, 1050 "%s: bus_dmamap_create failed[%d, %d]\n", 1051 __func__, ret, m_head->m_pkthdr.len); 1052 return (ret); 1053 } 1054 1055 ret = bus_dmamap_load_mbuf_sg(ha->tx_tag, map, m_head, segs, &nsegs, 1056 BUS_DMA_NOWAIT); 1057 1058 if ((ret == EFBIG) || 1059 ((nsegs > Q8_TX_MAX_SEGMENTS) && 1060 (((m_head->m_pkthdr.csum_flags & CSUM_TSO) == 0) || 1061 (m_head->m_pkthdr.len <= ha->max_frame_size)))) { 1062 1063 struct mbuf *m; 1064 1065 QL_DPRINT8((ha->pci_dev, "%s: EFBIG [%d]\n", __func__, 1066 m_head->m_pkthdr.len)); 1067 1068 m = m_defrag(m_head, M_DONTWAIT); 1069 if (m == NULL) { 1070 ha->err_tx_defrag++; 1071 m_freem(m_head); 1072 *m_headp = NULL; 1073 device_printf(ha->pci_dev, 1074 "%s: m_defrag() = NULL [%d]\n", 1075 __func__, ret); 1076 return (ENOBUFS); 1077 } 1078 m_head = m; 1079 1080 if ((ret = bus_dmamap_load_mbuf_sg(ha->tx_tag, map, m_head, 1081 segs, &nsegs, BUS_DMA_NOWAIT))) { 1082 1083 ha->err_tx_dmamap_load++; 1084 1085 device_printf(ha->pci_dev, 1086 "%s: bus_dmamap_load_mbuf_sg failed0[%d, %d]\n", 1087 __func__, ret, m_head->m_pkthdr.len); 1088 1089 bus_dmamap_destroy(ha->tx_tag, map); 1090 if (ret != ENOMEM) { 1091 m_freem(m_head); 1092 *m_headp = NULL; 1093 } 1094 return (ret); 1095 } 1096 } else if (ret) { 1097 ha->err_tx_dmamap_load++; 1098 1099 device_printf(ha->pci_dev, 1100 "%s: bus_dmamap_load_mbuf_sg failed1[%d, %d]\n", 1101 __func__, ret, m_head->m_pkthdr.len); 1102 1103 bus_dmamap_destroy(ha->tx_tag, map); 1104 1105 if (ret != ENOMEM) { 1106 m_freem(m_head); 1107 *m_headp = NULL; 1108 } 1109 return (ret); 1110 } 1111 1112 QL_ASSERT((nsegs != 0), ("qla_send: empty packet")); 1113 1114 bus_dmamap_sync(ha->tx_tag, map, BUS_DMASYNC_PREWRITE); 1115 1116 if (!(ret = qla_hw_send(ha, segs, nsegs, &tx_idx, m_head))) { 1117 ha->tx_buf[tx_idx].m_head = m_head; 1118 ha->tx_buf[tx_idx].map = map; 1119 } else { 1120 if (ret == EINVAL) { 1121 m_freem(m_head); 1122 *m_headp = NULL; 1123 } 1124 } 1125 1126 QL_DPRINT8((ha->pci_dev, "%s: exit\n", __func__)); 1127 return (ret); 1128 } 1129 1130 static void 1131 qla_stop(qla_host_t *ha) 1132 { 1133 struct ifnet *ifp = ha->ifp; 1134 device_t dev; 1135 1136 dev = ha->pci_dev; 1137 1138 ha->flags.qla_watchdog_pause = 1; 1139 qla_mdelay(__func__, 100); 1140 1141 ha->flags.stop_rcv = 1; 1142 qla_hw_stop_rcv(ha); 1143 1144 qla_del_hw_if(ha); 1145 1146 qla_free_lro(ha); 1147 1148 qla_free_xmt_bufs(ha); 1149 qla_free_rcv_bufs(ha); 1150 1151 ifp->if_drv_flags &= ~(IFF_DRV_OACTIVE | IFF_DRV_RUNNING); 1152 1153 return; 1154 } 1155 1156 /* 1157 * Buffer Management Functions for Transmit and Receive Rings 1158 */ 1159 static int 1160 qla_alloc_xmt_bufs(qla_host_t *ha) 1161 { 1162 if (bus_dma_tag_create(NULL, /* parent */ 1163 1, 0, /* alignment, bounds */ 1164 BUS_SPACE_MAXADDR, /* lowaddr */ 1165 BUS_SPACE_MAXADDR, /* highaddr */ 1166 NULL, NULL, /* filter, filterarg */ 1167 QLA_MAX_TSO_FRAME_SIZE, /* maxsize */ 1168 QLA_MAX_SEGMENTS, /* nsegments */ 1169 PAGE_SIZE, /* maxsegsize */ 1170 BUS_DMA_ALLOCNOW, /* flags */ 1171 NULL, /* lockfunc */ 1172 NULL, /* lockfuncarg */ 1173 &ha->tx_tag)) { 1174 device_printf(ha->pci_dev, "%s: tx_tag alloc failed\n", 1175 __func__); 1176 return (ENOMEM); 1177 } 1178 bzero((void *)ha->tx_buf, (sizeof(qla_tx_buf_t) * NUM_TX_DESCRIPTORS)); 1179 1180 return 0; 1181 } 1182 1183 /* 1184 * Release mbuf after it sent on the wire 1185 */ 1186 static void 1187 qla_clear_tx_buf(qla_host_t *ha, qla_tx_buf_t *txb) 1188 { 1189 QL_DPRINT2((ha->pci_dev, "%s: enter\n", __func__)); 1190 1191 if (txb->m_head) { 1192 1193 bus_dmamap_unload(ha->tx_tag, txb->map); 1194 bus_dmamap_destroy(ha->tx_tag, txb->map); 1195 1196 m_freem(txb->m_head); 1197 txb->m_head = NULL; 1198 } 1199 1200 QL_DPRINT2((ha->pci_dev, "%s: exit\n", __func__)); 1201 } 1202 1203 static void 1204 qla_free_xmt_bufs(qla_host_t *ha) 1205 { 1206 int i; 1207 1208 for (i = 0; i < NUM_TX_DESCRIPTORS; i++) 1209 qla_clear_tx_buf(ha, &ha->tx_buf[i]); 1210 1211 if (ha->tx_tag != NULL) { 1212 bus_dma_tag_destroy(ha->tx_tag); 1213 ha->tx_tag = NULL; 1214 } 1215 bzero((void *)ha->tx_buf, (sizeof(qla_tx_buf_t) * NUM_TX_DESCRIPTORS)); 1216 1217 return; 1218 } 1219 1220 1221 static int 1222 qla_alloc_rcv_bufs(qla_host_t *ha) 1223 { 1224 int i, j, ret = 0; 1225 qla_rx_buf_t *rxb; 1226 1227 if (bus_dma_tag_create(NULL, /* parent */ 1228 1, 0, /* alignment, bounds */ 1229 BUS_SPACE_MAXADDR, /* lowaddr */ 1230 BUS_SPACE_MAXADDR, /* highaddr */ 1231 NULL, NULL, /* filter, filterarg */ 1232 MJUM9BYTES, /* maxsize */ 1233 1, /* nsegments */ 1234 MJUM9BYTES, /* maxsegsize */ 1235 BUS_DMA_ALLOCNOW, /* flags */ 1236 NULL, /* lockfunc */ 1237 NULL, /* lockfuncarg */ 1238 &ha->rx_tag)) { 1239 1240 device_printf(ha->pci_dev, "%s: rx_tag alloc failed\n", 1241 __func__); 1242 1243 return (ENOMEM); 1244 } 1245 1246 bzero((void *)ha->rx_buf, (sizeof(qla_rx_buf_t) * NUM_RX_DESCRIPTORS)); 1247 bzero((void *)ha->rx_jbuf, 1248 (sizeof(qla_rx_buf_t) * NUM_RX_JUMBO_DESCRIPTORS)); 1249 1250 for (i = 0; i < MAX_SDS_RINGS; i++) { 1251 ha->hw.sds[i].sdsr_next = 0; 1252 ha->hw.sds[i].rxb_free = NULL; 1253 ha->hw.sds[i].rx_free = 0; 1254 ha->hw.sds[i].rxjb_free = NULL; 1255 ha->hw.sds[i].rxj_free = 0; 1256 } 1257 1258 for (i = 0; i < NUM_RX_DESCRIPTORS; i++) { 1259 1260 rxb = &ha->rx_buf[i]; 1261 1262 ret = bus_dmamap_create(ha->rx_tag, BUS_DMA_NOWAIT, &rxb->map); 1263 1264 if (ret) { 1265 device_printf(ha->pci_dev, 1266 "%s: dmamap[%d] failed\n", __func__, i); 1267 1268 for (j = 0; j < i; j++) { 1269 bus_dmamap_destroy(ha->rx_tag, 1270 ha->rx_buf[j].map); 1271 } 1272 goto qla_alloc_rcv_bufs_failed; 1273 } 1274 } 1275 1276 qla_init_hw_rcv_descriptors(ha, RDS_RING_INDEX_NORMAL); 1277 1278 for (i = 0; i < NUM_RX_DESCRIPTORS; i++) { 1279 rxb = &ha->rx_buf[i]; 1280 rxb->handle = i; 1281 if (!(ret = qla_get_mbuf(ha, rxb, NULL, 0))) { 1282 /* 1283 * set the physical address in the corresponding 1284 * descriptor entry in the receive ring/queue for the 1285 * hba 1286 */ 1287 qla_set_hw_rcv_desc(ha, RDS_RING_INDEX_NORMAL, i, 1288 rxb->handle, rxb->paddr, 1289 (rxb->m_head)->m_pkthdr.len); 1290 } else { 1291 device_printf(ha->pci_dev, 1292 "%s: qla_get_mbuf [standard(%d)] failed\n", 1293 __func__, i); 1294 bus_dmamap_destroy(ha->rx_tag, rxb->map); 1295 goto qla_alloc_rcv_bufs_failed; 1296 } 1297 } 1298 1299 1300 for (i = 0; i < NUM_RX_JUMBO_DESCRIPTORS; i++) { 1301 1302 rxb = &ha->rx_jbuf[i]; 1303 1304 ret = bus_dmamap_create(ha->rx_tag, BUS_DMA_NOWAIT, &rxb->map); 1305 1306 if (ret) { 1307 device_printf(ha->pci_dev, 1308 "%s: dmamap[%d] failed\n", __func__, i); 1309 1310 for (j = 0; j < i; j++) { 1311 bus_dmamap_destroy(ha->rx_tag, 1312 ha->rx_jbuf[j].map); 1313 } 1314 goto qla_alloc_rcv_bufs_failed; 1315 } 1316 } 1317 1318 qla_init_hw_rcv_descriptors(ha, RDS_RING_INDEX_JUMBO); 1319 1320 for (i = 0; i < NUM_RX_JUMBO_DESCRIPTORS; i++) { 1321 rxb = &ha->rx_jbuf[i]; 1322 rxb->handle = i; 1323 if (!(ret = qla_get_mbuf(ha, rxb, NULL, 1))) { 1324 /* 1325 * set the physical address in the corresponding 1326 * descriptor entry in the receive ring/queue for the 1327 * hba 1328 */ 1329 qla_set_hw_rcv_desc(ha, RDS_RING_INDEX_JUMBO, i, 1330 rxb->handle, rxb->paddr, 1331 (rxb->m_head)->m_pkthdr.len); 1332 } else { 1333 device_printf(ha->pci_dev, 1334 "%s: qla_get_mbuf [jumbo(%d)] failed\n", 1335 __func__, i); 1336 bus_dmamap_destroy(ha->rx_tag, rxb->map); 1337 goto qla_alloc_rcv_bufs_failed; 1338 } 1339 } 1340 1341 return (0); 1342 1343 qla_alloc_rcv_bufs_failed: 1344 qla_free_rcv_bufs(ha); 1345 return (ret); 1346 } 1347 1348 static void 1349 qla_free_rcv_bufs(qla_host_t *ha) 1350 { 1351 int i; 1352 qla_rx_buf_t *rxb; 1353 1354 for (i = 0; i < NUM_RX_DESCRIPTORS; i++) { 1355 rxb = &ha->rx_buf[i]; 1356 if (rxb->m_head != NULL) { 1357 bus_dmamap_unload(ha->rx_tag, rxb->map); 1358 bus_dmamap_destroy(ha->rx_tag, rxb->map); 1359 m_freem(rxb->m_head); 1360 rxb->m_head = NULL; 1361 } 1362 } 1363 1364 for (i = 0; i < NUM_RX_JUMBO_DESCRIPTORS; i++) { 1365 rxb = &ha->rx_jbuf[i]; 1366 if (rxb->m_head != NULL) { 1367 bus_dmamap_unload(ha->rx_tag, rxb->map); 1368 bus_dmamap_destroy(ha->rx_tag, rxb->map); 1369 m_freem(rxb->m_head); 1370 rxb->m_head = NULL; 1371 } 1372 } 1373 1374 if (ha->rx_tag != NULL) { 1375 bus_dma_tag_destroy(ha->rx_tag); 1376 ha->rx_tag = NULL; 1377 } 1378 1379 bzero((void *)ha->rx_buf, (sizeof(qla_rx_buf_t) * NUM_RX_DESCRIPTORS)); 1380 bzero((void *)ha->rx_jbuf, 1381 (sizeof(qla_rx_buf_t) * NUM_RX_JUMBO_DESCRIPTORS)); 1382 1383 for (i = 0; i < MAX_SDS_RINGS; i++) { 1384 ha->hw.sds[i].sdsr_next = 0; 1385 ha->hw.sds[i].rxb_free = NULL; 1386 ha->hw.sds[i].rx_free = 0; 1387 ha->hw.sds[i].rxjb_free = NULL; 1388 ha->hw.sds[i].rxj_free = 0; 1389 } 1390 1391 return; 1392 } 1393 1394 int 1395 qla_get_mbuf(qla_host_t *ha, qla_rx_buf_t *rxb, struct mbuf *nmp, 1396 uint32_t jumbo) 1397 { 1398 register struct mbuf *mp = nmp; 1399 struct ifnet *ifp; 1400 int ret = 0; 1401 uint32_t offset; 1402 1403 QL_DPRINT2((ha->pci_dev, "%s: jumbo(0x%x) enter\n", __func__, jumbo)); 1404 1405 ifp = ha->ifp; 1406 1407 if (mp == NULL) { 1408 1409 if (!jumbo) { 1410 mp = m_getcl(M_DONTWAIT, MT_DATA, M_PKTHDR); 1411 1412 if (mp == NULL) { 1413 ha->err_m_getcl++; 1414 ret = ENOBUFS; 1415 device_printf(ha->pci_dev, 1416 "%s: m_getcl failed\n", __func__); 1417 goto exit_qla_get_mbuf; 1418 } 1419 mp->m_len = mp->m_pkthdr.len = MCLBYTES; 1420 } else { 1421 mp = m_getjcl(M_DONTWAIT, MT_DATA, M_PKTHDR, 1422 MJUM9BYTES); 1423 if (mp == NULL) { 1424 ha->err_m_getjcl++; 1425 ret = ENOBUFS; 1426 device_printf(ha->pci_dev, 1427 "%s: m_getjcl failed\n", __func__); 1428 goto exit_qla_get_mbuf; 1429 } 1430 mp->m_len = mp->m_pkthdr.len = MJUM9BYTES; 1431 } 1432 } else { 1433 if (!jumbo) 1434 mp->m_len = mp->m_pkthdr.len = MCLBYTES; 1435 else 1436 mp->m_len = mp->m_pkthdr.len = MJUM9BYTES; 1437 1438 mp->m_data = mp->m_ext.ext_buf; 1439 mp->m_next = NULL; 1440 } 1441 1442 1443 offset = (uint32_t)((unsigned long long)mp->m_data & 0x7ULL); 1444 if (offset) { 1445 offset = 8 - offset; 1446 m_adj(mp, offset); 1447 } 1448 1449 /* 1450 * Using memory from the mbuf cluster pool, invoke the bus_dma 1451 * machinery to arrange the memory mapping. 1452 */ 1453 ret = bus_dmamap_load(ha->rx_tag, rxb->map, 1454 mtod(mp, void *), mp->m_len, 1455 qla_dmamap_callback, &rxb->paddr, 1456 BUS_DMA_NOWAIT); 1457 if (ret || !rxb->paddr) { 1458 m_free(mp); 1459 rxb->m_head = NULL; 1460 device_printf(ha->pci_dev, 1461 "%s: bus_dmamap_load failed\n", __func__); 1462 ret = -1; 1463 goto exit_qla_get_mbuf; 1464 } 1465 rxb->m_head = mp; 1466 bus_dmamap_sync(ha->rx_tag, rxb->map, BUS_DMASYNC_PREREAD); 1467 1468 exit_qla_get_mbuf: 1469 QL_DPRINT2((ha->pci_dev, "%s: exit ret = 0x%08x\n", __func__, ret)); 1470 return (ret); 1471 } 1472 1473 static void 1474 qla_tx_done(void *context, int pending) 1475 { 1476 qla_host_t *ha = context; 1477 1478 qla_hw_tx_done(ha); 1479 qla_start(ha->ifp); 1480 } 1481 1482