1 /*- 2 * Copyright (c) 1997, Stefan Esser <se@freebsd.org> 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions 7 * are met: 8 * 1. Redistributions of source code must retain the above copyright 9 * notice unmodified, this list of conditions, and the following 10 * disclaimer. 11 * 2. Redistributions in binary form must reproduce the above copyright 12 * notice, this list of conditions and the following disclaimer in the 13 * documentation and/or other materials provided with the distribution. 14 * 15 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR 16 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES 17 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 18 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, 19 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 20 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 21 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 22 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 23 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF 24 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 25 * 26 * $FreeBSD$ 27 * 28 */ 29 30 /* 31 * PCIM_xxx: mask to locate subfield in register 32 * PCIR_xxx: config register offset 33 * PCIC_xxx: device class 34 * PCIS_xxx: device subclass 35 * PCIP_xxx: device programming interface 36 * PCIV_xxx: PCI vendor ID (only required to fixup ancient devices) 37 * PCID_xxx: device ID 38 * PCIY_xxx: capability identification number 39 */ 40 41 /* some PCI bus constants */ 42 43 #define PCI_BUSMAX 255 44 #define PCI_SLOTMAX 31 45 #define PCI_FUNCMAX 7 46 #define PCI_REGMAX 255 47 #define PCI_MAXHDRTYPE 2 48 49 /* PCI config header registers for all devices */ 50 51 #define PCIR_DEVVENDOR 0x00 52 #define PCIR_VENDOR 0x00 53 #define PCIR_DEVICE 0x02 54 #define PCIR_COMMAND 0x04 55 #define PCIM_CMD_PORTEN 0x0001 56 #define PCIM_CMD_MEMEN 0x0002 57 #define PCIM_CMD_BUSMASTEREN 0x0004 58 #define PCIM_CMD_SPECIALEN 0x0008 59 #define PCIM_CMD_MWRICEN 0x0010 60 #define PCIM_CMD_PERRESPEN 0x0040 61 #define PCIM_CMD_SERRESPEN 0x0100 62 #define PCIM_CMD_BACKTOBACK 0x0200 63 #define PCIR_STATUS 0x06 64 #define PCIM_STATUS_CAPPRESENT 0x0010 65 #define PCIM_STATUS_66CAPABLE 0x0020 66 #define PCIM_STATUS_BACKTOBACK 0x0080 67 #define PCIM_STATUS_PERRREPORT 0x0100 68 #define PCIM_STATUS_SEL_FAST 0x0000 69 #define PCIM_STATUS_SEL_MEDIMUM 0x0200 70 #define PCIM_STATUS_SEL_SLOW 0x0400 71 #define PCIM_STATUS_SEL_MASK 0x0600 72 #define PCIM_STATUS_STABORT 0x0800 73 #define PCIM_STATUS_RTABORT 0x1000 74 #define PCIM_STATUS_RMABORT 0x2000 75 #define PCIM_STATUS_SERR 0x4000 76 #define PCIM_STATUS_PERR 0x8000 77 #define PCIR_REVID 0x08 78 #define PCIR_PROGIF 0x09 79 #define PCIR_SUBCLASS 0x0a 80 #define PCIR_CLASS 0x0b 81 #define PCIR_CACHELNSZ 0x0c 82 #define PCIR_LATTIMER 0x0d 83 #define PCIR_HDRTYPE 0x0e 84 #define PCIM_HDRTYPE 0x7f 85 #define PCIM_HDRTYPE_NORMAL 0x00 86 #define PCIM_HDRTYPE_BRIDGE 0x01 87 #define PCIM_HDRTYPE_CARDBUS 0x02 88 #define PCIM_MFDEV 0x80 89 #define PCIR_BIST 0x0f 90 91 /* Capability Identification Numbers */ 92 93 #define PCIY_PMG 0x01 /* PCI Power Management */ 94 #define PCIY_AGP 0x02 /* AGP */ 95 #define PCIY_VPD 0x03 /* Vital Product Data */ 96 #define PCIY_SLOTID 0x04 /* Slot Identification */ 97 #define PCIY_MSI 0x05 /* Message Signaled Interrupts */ 98 #define PCIY_CHSWP 0x06 /* CompactPCI Hot Swap */ 99 #define PCIY_PCIX 0x07 /* PCI-X */ 100 #define PCIY_HT 0x08 /* HyperTransport */ 101 #define PCIY_VENDOR 0x09 /* Vendor Unique */ 102 #define PCIY_DEBUG 0x0a /* Debug port */ 103 #define PCIY_CRES 0x0b /* CompactPCI central resource control */ 104 #define PCIY_HOTPLUG 0x0c /* PCI Hot-Plug */ 105 #define PCIY_AGP8X 0x0e /* AGP 8x */ 106 #define PCIY_SECDEV 0x0f /* Secure Device */ 107 #define PCIY_EXPRESS 0x10 /* PCI Express */ 108 #define PCIY_MSIX 0x11 /* MSI-X */ 109 110 /* config registers for header type 0 devices */ 111 112 #define PCIR_BARS 0x10 113 #define PCIR_BAR(x) (PCIR_BARS + (x) * 4) 114 #define PCIR_CIS 0x28 115 #define PCIM_CIS_ASI_MASK 0x7 116 #define PCIM_CIS_ASI_TUPLE 0 117 #define PCIM_CIS_ASI_BAR0 1 118 #define PCIM_CIS_ASI_BAR1 2 119 #define PCIM_CIS_ASI_BAR2 3 120 #define PCIM_CIS_ASI_BAR3 4 121 #define PCIM_CIS_ASI_BAR4 5 122 #define PCIM_CIS_ASI_BAR5 6 123 #define PCIM_CIS_ASI_ROM 7 124 #define PCIM_CIS_ADDR_MASK 0x0ffffff8 125 #define PCIM_CIS_ROM_MASK 0xf0000000 126 #define PCIR_SUBVEND_0 0x2c 127 #define PCIR_SUBDEV_0 0x2e 128 #define PCIR_BIOS 0x30 129 #define PCIM_BIOS_ENABLE 0x01 130 #define PCIM_BIOS_ADDR_MASK 0xfffff800 131 #define PCIR_CAP_PTR 0x34 132 #define PCIR_INTLINE 0x3c 133 #define PCIR_INTPIN 0x3d 134 #define PCIR_MINGNT 0x3e 135 #define PCIR_MAXLAT 0x3f 136 137 /* config registers for header type 1 (PCI-to-PCI bridge) devices */ 138 139 #define PCIR_SECSTAT_1 0x1e 140 141 #define PCIR_PRIBUS_1 0x18 142 #define PCIR_SECBUS_1 0x19 143 #define PCIR_SUBBUS_1 0x1a 144 #define PCIR_SECLAT_1 0x1b 145 146 #define PCIR_IOBASEL_1 0x1c 147 #define PCIR_IOLIMITL_1 0x1d 148 #define PCIR_IOBASEH_1 0x30 149 #define PCIR_IOLIMITH_1 0x32 150 #define PCIM_BRIO_16 0x0 151 #define PCIM_BRIO_32 0x1 152 #define PCIM_BRIO_MASK 0xf 153 154 #define PCIR_MEMBASE_1 0x20 155 #define PCIR_MEMLIMIT_1 0x22 156 157 #define PCIR_PMBASEL_1 0x24 158 #define PCIR_PMLIMITL_1 0x26 159 #define PCIR_PMBASEH_1 0x28 160 #define PCIR_PMLIMITH_1 0x2c 161 162 #define PCIR_BRIDGECTL_1 0x3e 163 164 #define PCIR_SUBVEND_1 0x34 165 #define PCIR_SUBDEV_1 0x36 166 167 /* config registers for header type 2 (CardBus) devices */ 168 169 #define PCIR_CAP_PTR_2 0x14 170 #define PCIR_SECSTAT_2 0x16 171 172 #define PCIR_PRIBUS_2 0x18 173 #define PCIR_SECBUS_2 0x19 174 #define PCIR_SUBBUS_2 0x1a 175 #define PCIR_SECLAT_2 0x1b 176 177 #define PCIR_MEMBASE0_2 0x1c 178 #define PCIR_MEMLIMIT0_2 0x20 179 #define PCIR_MEMBASE1_2 0x24 180 #define PCIR_MEMLIMIT1_2 0x28 181 #define PCIR_IOBASE0_2 0x2c 182 #define PCIR_IOLIMIT0_2 0x30 183 #define PCIR_IOBASE1_2 0x34 184 #define PCIR_IOLIMIT1_2 0x38 185 186 #define PCIR_BRIDGECTL_2 0x3e 187 188 #define PCIR_SUBVEND_2 0x40 189 #define PCIR_SUBDEV_2 0x42 190 191 #define PCIR_PCCARDIF_2 0x44 192 193 /* PCI device class, subclass and programming interface definitions */ 194 195 #define PCIC_OLD 0x00 196 #define PCIS_OLD_NONVGA 0x00 197 #define PCIS_OLD_VGA 0x01 198 199 #define PCIC_STORAGE 0x01 200 #define PCIS_STORAGE_SCSI 0x00 201 #define PCIS_STORAGE_IDE 0x01 202 #define PCIP_STORAGE_IDE_MODEPRIM 0x01 203 #define PCIP_STORAGE_IDE_PROGINDPRIM 0x02 204 #define PCIP_STORAGE_IDE_MODESEC 0x04 205 #define PCIP_STORAGE_IDE_PROGINDSEC 0x08 206 #define PCIP_STORAGE_IDE_MASTERDEV 0x80 207 #define PCIS_STORAGE_FLOPPY 0x02 208 #define PCIS_STORAGE_IPI 0x03 209 #define PCIS_STORAGE_RAID 0x04 210 #define PCIS_STORAGE_OTHER 0x80 211 212 #define PCIC_NETWORK 0x02 213 #define PCIS_NETWORK_ETHERNET 0x00 214 #define PCIS_NETWORK_TOKENRING 0x01 215 #define PCIS_NETWORK_FDDI 0x02 216 #define PCIS_NETWORK_ATM 0x03 217 #define PCIS_NETWORK_ISDN 0x04 218 #define PCIS_NETWORK_OTHER 0x80 219 220 #define PCIC_DISPLAY 0x03 221 #define PCIS_DISPLAY_VGA 0x00 222 #define PCIS_DISPLAY_XGA 0x01 223 #define PCIS_DISPLAY_3D 0x02 224 #define PCIS_DISPLAY_OTHER 0x80 225 226 #define PCIC_MULTIMEDIA 0x04 227 #define PCIS_MULTIMEDIA_VIDEO 0x00 228 #define PCIS_MULTIMEDIA_AUDIO 0x01 229 #define PCIS_MULTIMEDIA_TELE 0x02 230 #define PCIS_MULTIMEDIA_OTHER 0x80 231 232 #define PCIC_MEMORY 0x05 233 #define PCIS_MEMORY_RAM 0x00 234 #define PCIS_MEMORY_FLASH 0x01 235 #define PCIS_MEMORY_OTHER 0x80 236 237 #define PCIC_BRIDGE 0x06 238 #define PCIS_BRIDGE_HOST 0x00 239 #define PCIS_BRIDGE_ISA 0x01 240 #define PCIS_BRIDGE_EISA 0x02 241 #define PCIS_BRIDGE_MCA 0x03 242 #define PCIS_BRIDGE_PCI 0x04 243 #define PCIS_BRIDGE_PCMCIA 0x05 244 #define PCIS_BRIDGE_NUBUS 0x06 245 #define PCIS_BRIDGE_CARDBUS 0x07 246 #define PCIS_BRIDGE_RACEWAY 0x08 247 #define PCIS_BRIDGE_OTHER 0x80 248 249 #define PCIC_SIMPLECOMM 0x07 250 #define PCIS_SIMPLECOMM_UART 0x00 251 #define PCIP_SIMPLECOMM_UART_16550A 0x02 252 #define PCIS_SIMPLECOMM_PAR 0x01 253 #define PCIS_SIMPLECOMM_MULSER 0x02 254 #define PCIS_SIMPLECOMM_MODEM 0x03 255 #define PCIS_SIMPLECOMM_OTHER 0x80 256 257 #define PCIC_BASEPERIPH 0x08 258 #define PCIS_BASEPERIPH_PIC 0x00 259 #define PCIS_BASEPERIPH_DMA 0x01 260 #define PCIS_BASEPERIPH_TIMER 0x02 261 #define PCIS_BASEPERIPH_RTC 0x03 262 #define PCIS_BASEPERIPH_PCIHOT 0x04 263 #define PCIS_BASEPERIPH_OTHER 0x80 264 265 #define PCIC_INPUTDEV 0x09 266 #define PCIS_INPUTDEV_KEYBOARD 0x00 267 #define PCIS_INPUTDEV_DIGITIZER 0x01 268 #define PCIS_INPUTDEV_MOUSE 0x02 269 #define PCIS_INPUTDEV_SCANNER 0x03 270 #define PCIS_INPUTDEV_GAMEPORT 0x04 271 #define PCIS_INPUTDEV_OTHER 0x80 272 273 #define PCIC_DOCKING 0x0a 274 #define PCIS_DOCKING_GENERIC 0x00 275 #define PCIS_DOCKING_OTHER 0x80 276 277 #define PCIC_PROCESSOR 0x0b 278 #define PCIS_PROCESSOR_386 0x00 279 #define PCIS_PROCESSOR_486 0x01 280 #define PCIS_PROCESSOR_PENTIUM 0x02 281 #define PCIS_PROCESSOR_ALPHA 0x10 282 #define PCIS_PROCESSOR_POWERPC 0x20 283 #define PCIS_PROCESSOR_MIPS 0x30 284 #define PCIS_PROCESSOR_COPROC 0x40 285 286 #define PCIC_SERIALBUS 0x0c 287 #define PCIS_SERIALBUS_FW 0x00 288 #define PCIS_SERIALBUS_ACCESS 0x01 289 #define PCIS_SERIALBUS_SSA 0x02 290 #define PCIS_SERIALBUS_USB 0x03 291 #define PCIP_SERIALBUS_USB_UHCI 0x00 292 #define PCIP_SERIALBUS_USB_OHCI 0x10 293 #define PCIP_SERIALBUS_USB_EHCI 0x20 294 #define PCIS_SERIALBUS_FC 0x04 295 #define PCIS_SERIALBUS_SMBUS 0x05 296 297 #define PCIC_WIRELESS 0x0d 298 #define PCIS_WIRELESS_IRDA 0x00 299 #define PCIS_WIRELESS_IR 0x01 300 #define PCIS_WIRELESS_RF 0x10 301 #define PCIS_WIRELESS_OTHER 0x80 302 303 #define PCIC_INTELLIIO 0x0e 304 #define PCIS_INTELLIIO_I2O 0x00 305 306 #define PCIC_SATCOM 0x0f 307 #define PCIS_SATCOM_TV 0x01 308 #define PCIS_SATCOM_AUDIO 0x02 309 #define PCIS_SATCOM_VOICE 0x03 310 #define PCIS_SATCOM_DATA 0x04 311 312 #define PCIC_CRYPTO 0x10 313 #define PCIS_CRYPTO_NETCOMP 0x00 314 #define PCIS_CRYPTO_ENTERTAIN 0x10 315 #define PCIS_CRYPTO_OTHER 0x80 316 317 #define PCIC_DASP 0x11 318 #define PCIS_DASP_DPIO 0x00 319 #define PCIS_DASP_OTHER 0x80 320 321 #define PCIC_OTHER 0xff 322 323 /* Bridge Control Values. */ 324 #define PCIB_BCR_PERR_ENABLE 0x0001 325 #define PCIB_BCR_SERR_ENABLE 0x0002 326 #define PCIB_BCR_ISA_ENABLE 0x0004 327 #define PCIB_BCR_VGA_ENABLE 0x0008 328 #define PCIB_BCR_MASTER_ABORT_MODE 0x0020 329 #define PCIB_BCR_SECBUS_RESET 0x0040 330 #define PCIB_BCR_SECBUS_BACKTOBACK 0x0080 331 #define PCIB_BCR_PRI_DISCARD_TIMEOUT 0x0100 332 #define PCIB_BCR_SEC_DISCARD_TIMEOUT 0x0200 333 #define PCIB_BCR_DISCARD_TIMER_STATUS 0x0400 334 #define PCIB_BCR_DISCARD_TIMER_SERREN 0x0800 335 336 /* PCI power manangement */ 337 338 #define PCIR_POWER_CAP 0x2 339 #define PCIM_PCAP_SPEC 0x0007 340 #define PCIM_PCAP_PMEREQCLK 0x0008 341 #define PCIM_PCAP_PMEREQPWR 0x0010 342 #define PCIM_PCAP_DEVSPECINIT 0x0020 343 #define PCIM_PCAP_DYNCLOCK 0x0040 344 #define PCIM_PCAP_SECCLOCK 0x00c0 345 #define PCIM_PCAP_CLOCKMASK 0x00c0 346 #define PCIM_PCAP_REQFULLCLOCK 0x0100 347 #define PCIM_PCAP_D1SUPP 0x0200 348 #define PCIM_PCAP_D2SUPP 0x0400 349 #define PCIM_PCAP_D0PME 0x1000 350 #define PCIM_PCAP_D1PME 0x2000 351 #define PCIM_PCAP_D2PME 0x4000 352 353 #define PCIR_POWER_STATUS 0x4 354 #define PCIM_PSTAT_D0 0x0000 355 #define PCIM_PSTAT_D1 0x0001 356 #define PCIM_PSTAT_D2 0x0002 357 #define PCIM_PSTAT_D3 0x0003 358 #define PCIM_PSTAT_DMASK 0x0003 359 #define PCIM_PSTAT_REPENABLE 0x0010 360 #define PCIM_PSTAT_PMEENABLE 0x0100 361 #define PCIM_PSTAT_D0POWER 0x0000 362 #define PCIM_PSTAT_D1POWER 0x0200 363 #define PCIM_PSTAT_D2POWER 0x0400 364 #define PCIM_PSTAT_D3POWER 0x0600 365 #define PCIM_PSTAT_D0HEAT 0x0800 366 #define PCIM_PSTAT_D1HEAT 0x1000 367 #define PCIM_PSTAT_D2HEAT 0x1200 368 #define PCIM_PSTAT_D3HEAT 0x1400 369 #define PCIM_PSTAT_DATAUNKN 0x0000 370 #define PCIM_PSTAT_DATADIV10 0x2000 371 #define PCIM_PSTAT_DATADIV100 0x4000 372 #define PCIM_PSTAT_DATADIV1000 0x6000 373 #define PCIM_PSTAT_DATADIVMASK 0x6000 374 #define PCIM_PSTAT_PME 0x8000 375 376 #define PCIR_POWER_PMCSR 0x6 377 #define PCIM_PMCSR_DCLOCK 0x10 378 #define PCIM_PMCSR_B2SUPP 0x20 379 #define PCIM_BMCSR_B3SUPP 0x40 380 #define PCIM_BMCSR_BPCE 0x80 381 382 #define PCIR_POWER_DATA 0x7 383 384 /* PCI Message Signalled Interrupts (MSI) */ 385 #define PCIR_MSI_CTRL 0x2 386 #define PCIM_MSICTRL_VECTOR 0x0100 387 #define PCIM_MSICTRL_64BIT 0x0080 388 #define PCIM_MSICTRL_MME_MASK 0x0070 389 #define PCIM_MSICTRL_MME_1 0x0000 390 #define PCIM_MSICTRL_MME_2 0x0010 391 #define PCIM_MSICTRL_MME_4 0x0020 392 #define PCIM_MSICTRL_MME_8 0x0030 393 #define PCIM_MSICTRL_MME_16 0x0040 394 #define PCIM_MSICTRL_MME_32 0x0050 395 #define PCIM_MSICTRL_MMC_MASK 0x000E 396 #define PCIM_MSICTRL_MMC_1 0x0000 397 #define PCIM_MSICTRL_MMC_2 0x0002 398 #define PCIM_MSICTRL_MMC_4 0x0004 399 #define PCIM_MSICTRL_MMC_8 0x0006 400 #define PCIM_MSICTRL_MMC_16 0x0008 401 #define PCIM_MSICTRL_MMC_32 0x000A 402 #define PCIM_MSICTRL_MSI_ENABLE 0x0001 403 #define PCIR_MSI_ADDR 0x4 404 #define PCIR_MSI_ADDR_HIGH 0x8 405 #define PCIR_MSI_DATA 0x8 406 #define PCIR_MSI_DATA_64BIT 0xc 407 #define PCIR_MSI_MASK 0x10 408 #define PCIR_MSI_PENDING 0x14 409 410 /* PCI-X definitions */ 411 #define PCIXR_COMMAND 0x96 412 #define PCIXR_DEVADDR 0x98 413 #define PCIXM_DEVADDR_FNUM 0x0003 /* Function Number */ 414 #define PCIXM_DEVADDR_DNUM 0x00F8 /* Device Number */ 415 #define PCIXM_DEVADDR_BNUM 0xFF00 /* Bus Number */ 416 #define PCIXR_STATUS 0x9A 417 #define PCIXM_STATUS_64BIT 0x0001 /* Active 64bit connection to device. */ 418 #define PCIXM_STATUS_133CAP 0x0002 /* Device is 133MHz capable */ 419 #define PCIXM_STATUS_SCDISC 0x0004 /* Split Completion Discarded */ 420 #define PCIXM_STATUS_UNEXPSC 0x0008 /* Unexpected Split Completion */ 421 #define PCIXM_STATUS_CMPLEXDEV 0x0010 /* Device Complexity (set == bridge) */ 422 #define PCIXM_STATUS_MAXMRDBC 0x0060 /* Maximum Burst Read Count */ 423 #define PCIXM_STATUS_MAXSPLITS 0x0380 /* Maximum Split Transactions */ 424 #define PCIXM_STATUS_MAXCRDS 0x1C00 /* Maximum Cumulative Read Size */ 425 #define PCIXM_STATUS_RCVDSCEM 0x2000 /* Received a Split Comp w/Error msg */ 426