xref: /freebsd/sys/dev/e1000/if_em.h (revision 6c8d4b16d41c47f62d39de82fb50dfe87ffde977)
18cfa0ad2SJack F Vogel /******************************************************************************
28cfa0ad2SJack F Vogel 
3a69ed8dfSJack F Vogel   Copyright (c) 2001-2010, Intel Corporation
48cfa0ad2SJack F Vogel   All rights reserved.
58cfa0ad2SJack F Vogel 
68cfa0ad2SJack F Vogel   Redistribution and use in source and binary forms, with or without
78cfa0ad2SJack F Vogel   modification, are permitted provided that the following conditions are met:
88cfa0ad2SJack F Vogel 
98cfa0ad2SJack F Vogel    1. Redistributions of source code must retain the above copyright notice,
108cfa0ad2SJack F Vogel       this list of conditions and the following disclaimer.
118cfa0ad2SJack F Vogel 
128cfa0ad2SJack F Vogel    2. Redistributions in binary form must reproduce the above copyright
138cfa0ad2SJack F Vogel       notice, this list of conditions and the following disclaimer in the
148cfa0ad2SJack F Vogel       documentation and/or other materials provided with the distribution.
158cfa0ad2SJack F Vogel 
168cfa0ad2SJack F Vogel    3. Neither the name of the Intel Corporation nor the names of its
178cfa0ad2SJack F Vogel       contributors may be used to endorse or promote products derived from
188cfa0ad2SJack F Vogel       this software without specific prior written permission.
198cfa0ad2SJack F Vogel 
208cfa0ad2SJack F Vogel   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
218cfa0ad2SJack F Vogel   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
228cfa0ad2SJack F Vogel   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
238cfa0ad2SJack F Vogel   ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
248cfa0ad2SJack F Vogel   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
258cfa0ad2SJack F Vogel   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
268cfa0ad2SJack F Vogel   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
278cfa0ad2SJack F Vogel   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
288cfa0ad2SJack F Vogel   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
298cfa0ad2SJack F Vogel   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
308cfa0ad2SJack F Vogel   POSSIBILITY OF SUCH DAMAGE.
318cfa0ad2SJack F Vogel 
328cfa0ad2SJack F Vogel ******************************************************************************/
338cfa0ad2SJack F Vogel /*$FreeBSD$*/
348cfa0ad2SJack F Vogel 
358cfa0ad2SJack F Vogel 
368cfa0ad2SJack F Vogel #ifndef _EM_H_DEFINED_
378cfa0ad2SJack F Vogel #define _EM_H_DEFINED_
388cfa0ad2SJack F Vogel 
399d81738fSJack F Vogel 
408cfa0ad2SJack F Vogel /* Tunables */
418cfa0ad2SJack F Vogel 
428cfa0ad2SJack F Vogel /*
438cfa0ad2SJack F Vogel  * EM_TXD: Maximum number of Transmit Descriptors
448cfa0ad2SJack F Vogel  * Valid Range: 80-256 for 82542 and 82543-based adapters
458cfa0ad2SJack F Vogel  *              80-4096 for others
468cfa0ad2SJack F Vogel  * Default Value: 256
478cfa0ad2SJack F Vogel  *   This value is the number of transmit descriptors allocated by the driver.
488cfa0ad2SJack F Vogel  *   Increasing this value allows the driver to queue more transmits. Each
498cfa0ad2SJack F Vogel  *   descriptor is 16 bytes.
508cfa0ad2SJack F Vogel  *   Since TDLEN should be multiple of 128bytes, the number of transmit
518cfa0ad2SJack F Vogel  *   desscriptors should meet the following condition.
528cfa0ad2SJack F Vogel  *      (num_tx_desc * sizeof(struct e1000_tx_desc)) % 128 == 0
538cfa0ad2SJack F Vogel  */
548cfa0ad2SJack F Vogel #define EM_MIN_TXD		80
558cfa0ad2SJack F Vogel #define EM_MAX_TXD_82543	256
568cfa0ad2SJack F Vogel #define EM_MAX_TXD		4096
57a69ed8dfSJack F Vogel #define EM_DEFAULT_TXD		1024
588cfa0ad2SJack F Vogel 
598cfa0ad2SJack F Vogel /*
608cfa0ad2SJack F Vogel  * EM_RXD - Maximum number of receive Descriptors
618cfa0ad2SJack F Vogel  * Valid Range: 80-256 for 82542 and 82543-based adapters
628cfa0ad2SJack F Vogel  *              80-4096 for others
638cfa0ad2SJack F Vogel  * Default Value: 256
648cfa0ad2SJack F Vogel  *   This value is the number of receive descriptors allocated by the driver.
658cfa0ad2SJack F Vogel  *   Increasing this value allows the driver to buffer more incoming packets.
668cfa0ad2SJack F Vogel  *   Each descriptor is 16 bytes.  A receive buffer is also allocated for each
678cfa0ad2SJack F Vogel  *   descriptor. The maximum MTU size is 16110.
688cfa0ad2SJack F Vogel  *   Since TDLEN should be multiple of 128bytes, the number of transmit
698cfa0ad2SJack F Vogel  *   desscriptors should meet the following condition.
708cfa0ad2SJack F Vogel  *      (num_tx_desc * sizeof(struct e1000_tx_desc)) % 128 == 0
718cfa0ad2SJack F Vogel  */
728cfa0ad2SJack F Vogel #define EM_MIN_RXD		80
738cfa0ad2SJack F Vogel #define EM_MAX_RXD_82543	256
748cfa0ad2SJack F Vogel #define EM_MAX_RXD		4096
75a69ed8dfSJack F Vogel #define EM_DEFAULT_RXD		1024
768cfa0ad2SJack F Vogel 
778cfa0ad2SJack F Vogel /*
788cfa0ad2SJack F Vogel  * EM_TIDV - Transmit Interrupt Delay Value
798cfa0ad2SJack F Vogel  * Valid Range: 0-65535 (0=off)
808cfa0ad2SJack F Vogel  * Default Value: 64
818cfa0ad2SJack F Vogel  *   This value delays the generation of transmit interrupts in units of
828cfa0ad2SJack F Vogel  *   1.024 microseconds. Transmit interrupt reduction can improve CPU
838cfa0ad2SJack F Vogel  *   efficiency if properly tuned for specific network traffic. If the
848cfa0ad2SJack F Vogel  *   system is reporting dropped transmits, this value may be set too high
858cfa0ad2SJack F Vogel  *   causing the driver to run out of available transmit descriptors.
868cfa0ad2SJack F Vogel  */
878cfa0ad2SJack F Vogel #define EM_TIDV                         64
888cfa0ad2SJack F Vogel 
898cfa0ad2SJack F Vogel /*
908cfa0ad2SJack F Vogel  * EM_TADV - Transmit Absolute Interrupt Delay Value
918cfa0ad2SJack F Vogel  * (Not valid for 82542/82543/82544)
928cfa0ad2SJack F Vogel  * Valid Range: 0-65535 (0=off)
938cfa0ad2SJack F Vogel  * Default Value: 64
948cfa0ad2SJack F Vogel  *   This value, in units of 1.024 microseconds, limits the delay in which a
958cfa0ad2SJack F Vogel  *   transmit interrupt is generated. Useful only if EM_TIDV is non-zero,
968cfa0ad2SJack F Vogel  *   this value ensures that an interrupt is generated after the initial
978cfa0ad2SJack F Vogel  *   packet is sent on the wire within the set amount of time.  Proper tuning,
988cfa0ad2SJack F Vogel  *   along with EM_TIDV, may improve traffic throughput in specific
998cfa0ad2SJack F Vogel  *   network conditions.
1008cfa0ad2SJack F Vogel  */
1018cfa0ad2SJack F Vogel #define EM_TADV                         64
1028cfa0ad2SJack F Vogel 
1038cfa0ad2SJack F Vogel /*
1048cfa0ad2SJack F Vogel  * EM_RDTR - Receive Interrupt Delay Timer (Packet Timer)
1058cfa0ad2SJack F Vogel  * Valid Range: 0-65535 (0=off)
1068cfa0ad2SJack F Vogel  * Default Value: 0
1078cfa0ad2SJack F Vogel  *   This value delays the generation of receive interrupts in units of 1.024
1088cfa0ad2SJack F Vogel  *   microseconds.  Receive interrupt reduction can improve CPU efficiency if
1098cfa0ad2SJack F Vogel  *   properly tuned for specific network traffic. Increasing this value adds
1108cfa0ad2SJack F Vogel  *   extra latency to frame reception and can end up decreasing the throughput
1118cfa0ad2SJack F Vogel  *   of TCP traffic. If the system is reporting dropped receives, this value
1128cfa0ad2SJack F Vogel  *   may be set too high, causing the driver to run out of available receive
1138cfa0ad2SJack F Vogel  *   descriptors.
1148cfa0ad2SJack F Vogel  *
1158cfa0ad2SJack F Vogel  *   CAUTION: When setting EM_RDTR to a value other than 0, adapters
1168cfa0ad2SJack F Vogel  *            may hang (stop transmitting) under certain network conditions.
1178cfa0ad2SJack F Vogel  *            If this occurs a WATCHDOG message is logged in the system
1188cfa0ad2SJack F Vogel  *            event log. In addition, the controller is automatically reset,
1198cfa0ad2SJack F Vogel  *            restoring the network connection. To eliminate the potential
1208cfa0ad2SJack F Vogel  *            for the hang ensure that EM_RDTR is set to 0.
1218cfa0ad2SJack F Vogel  */
1228cfa0ad2SJack F Vogel #define EM_RDTR                         0
1238cfa0ad2SJack F Vogel 
1248cfa0ad2SJack F Vogel /*
1258cfa0ad2SJack F Vogel  * Receive Interrupt Absolute Delay Timer (Not valid for 82542/82543/82544)
1268cfa0ad2SJack F Vogel  * Valid Range: 0-65535 (0=off)
1278cfa0ad2SJack F Vogel  * Default Value: 64
1288cfa0ad2SJack F Vogel  *   This value, in units of 1.024 microseconds, limits the delay in which a
1298cfa0ad2SJack F Vogel  *   receive interrupt is generated. Useful only if EM_RDTR is non-zero,
1308cfa0ad2SJack F Vogel  *   this value ensures that an interrupt is generated after the initial
1318cfa0ad2SJack F Vogel  *   packet is received within the set amount of time.  Proper tuning,
1328cfa0ad2SJack F Vogel  *   along with EM_RDTR, may improve traffic throughput in specific network
1338cfa0ad2SJack F Vogel  *   conditions.
1348cfa0ad2SJack F Vogel  */
1358cfa0ad2SJack F Vogel #define EM_RADV                         64
1368cfa0ad2SJack F Vogel 
1378cfa0ad2SJack F Vogel /*
1386c8d4b16SJack F Vogel  * This parameter controls the max duration of transmit watchdog.
1398cfa0ad2SJack F Vogel  */
140a69ed8dfSJack F Vogel #define EM_WATCHDOG                   (10 * hz)
1418cfa0ad2SJack F Vogel 
1428cfa0ad2SJack F Vogel /*
1438cfa0ad2SJack F Vogel  * This parameter controls when the driver calls the routine to reclaim
1448cfa0ad2SJack F Vogel  * transmit descriptors.
1458cfa0ad2SJack F Vogel  */
1468cfa0ad2SJack F Vogel #define EM_TX_CLEANUP_THRESHOLD	(adapter->num_tx_desc / 8)
1478cfa0ad2SJack F Vogel #define EM_TX_OP_THRESHOLD	(adapter->num_tx_desc / 32)
1488cfa0ad2SJack F Vogel 
1498cfa0ad2SJack F Vogel /*
1508cfa0ad2SJack F Vogel  * This parameter controls whether or not autonegotation is enabled.
1518cfa0ad2SJack F Vogel  *              0 - Disable autonegotiation
1528cfa0ad2SJack F Vogel  *              1 - Enable  autonegotiation
1538cfa0ad2SJack F Vogel  */
1548cfa0ad2SJack F Vogel #define DO_AUTO_NEG                     1
1558cfa0ad2SJack F Vogel 
1568cfa0ad2SJack F Vogel /*
1578cfa0ad2SJack F Vogel  * This parameter control whether or not the driver will wait for
1588cfa0ad2SJack F Vogel  * autonegotiation to complete.
1598cfa0ad2SJack F Vogel  *              1 - Wait for autonegotiation to complete
1608cfa0ad2SJack F Vogel  *              0 - Don't wait for autonegotiation to complete
1618cfa0ad2SJack F Vogel  */
1628cfa0ad2SJack F Vogel #define WAIT_FOR_AUTO_NEG_DEFAULT       0
1638cfa0ad2SJack F Vogel 
1648cfa0ad2SJack F Vogel /* Tunables -- End */
1658cfa0ad2SJack F Vogel 
1668cfa0ad2SJack F Vogel #define AUTONEG_ADV_DEFAULT	(ADVERTISE_10_HALF | ADVERTISE_10_FULL | \
1678cfa0ad2SJack F Vogel 				ADVERTISE_100_HALF | ADVERTISE_100_FULL | \
1688cfa0ad2SJack F Vogel 				ADVERTISE_1000_FULL)
1698cfa0ad2SJack F Vogel 
1708cfa0ad2SJack F Vogel #define AUTO_ALL_MODES		0
1718cfa0ad2SJack F Vogel 
1728cfa0ad2SJack F Vogel /* PHY master/slave setting */
1738cfa0ad2SJack F Vogel #define EM_MASTER_SLAVE		e1000_ms_hw_default
1748cfa0ad2SJack F Vogel 
1758cfa0ad2SJack F Vogel /*
1768cfa0ad2SJack F Vogel  * Micellaneous constants
1778cfa0ad2SJack F Vogel  */
1788cfa0ad2SJack F Vogel #define EM_VENDOR_ID                    0x8086
1798cfa0ad2SJack F Vogel #define EM_FLASH                        0x0014
1808cfa0ad2SJack F Vogel 
1818cfa0ad2SJack F Vogel #define EM_JUMBO_PBA                    0x00000028
1828cfa0ad2SJack F Vogel #define EM_DEFAULT_PBA                  0x00000030
1838cfa0ad2SJack F Vogel #define EM_SMARTSPEED_DOWNSHIFT         3
1848cfa0ad2SJack F Vogel #define EM_SMARTSPEED_MAX               15
1858cfa0ad2SJack F Vogel #define EM_MAX_INTR			10
1868cfa0ad2SJack F Vogel 
1878cfa0ad2SJack F Vogel #define MAX_NUM_MULTICAST_ADDRESSES     128
1888cfa0ad2SJack F Vogel #define PCI_ANY_ID                      (~0U)
1898cfa0ad2SJack F Vogel #define ETHER_ALIGN                     2
1908cfa0ad2SJack F Vogel #define EM_FC_PAUSE_TIME		0x0680
1918cfa0ad2SJack F Vogel #define EM_EEPROM_APME			0x400;
1924edd8523SJack F Vogel #define EM_82544_APME			0x0004;
1938cfa0ad2SJack F Vogel 
1948cfa0ad2SJack F Vogel /* Code compatilbility between 6 and 7 */
1958cfa0ad2SJack F Vogel #ifndef ETHER_BPF_MTAP
1968cfa0ad2SJack F Vogel #define ETHER_BPF_MTAP			BPF_MTAP
1978cfa0ad2SJack F Vogel #endif
1988cfa0ad2SJack F Vogel 
1998cfa0ad2SJack F Vogel /*
2008cfa0ad2SJack F Vogel  * TDBA/RDBA should be aligned on 16 byte boundary. But TDLEN/RDLEN should be
2018cfa0ad2SJack F Vogel  * multiple of 128 bytes. So we align TDBA/RDBA on 128 byte boundary. This will
2028cfa0ad2SJack F Vogel  * also optimize cache line size effect. H/W supports up to cache line size 128.
2038cfa0ad2SJack F Vogel  */
2048cfa0ad2SJack F Vogel #define EM_DBA_ALIGN			128
2058cfa0ad2SJack F Vogel 
2068cfa0ad2SJack F Vogel #define SPEED_MODE_BIT (1<<21)		/* On PCI-E MACs only */
2078cfa0ad2SJack F Vogel 
2088cfa0ad2SJack F Vogel /* PCI Config defines */
2098cfa0ad2SJack F Vogel #define EM_BAR_TYPE(v)		((v) & EM_BAR_TYPE_MASK)
2108cfa0ad2SJack F Vogel #define EM_BAR_TYPE_MASK	0x00000001
2118cfa0ad2SJack F Vogel #define EM_BAR_TYPE_MMEM	0x00000000
2128cfa0ad2SJack F Vogel #define EM_BAR_TYPE_IO		0x00000001
2138cfa0ad2SJack F Vogel #define EM_BAR_TYPE_FLASH	0x0014
2148cfa0ad2SJack F Vogel #define EM_BAR_MEM_TYPE(v)	((v) & EM_BAR_MEM_TYPE_MASK)
2158cfa0ad2SJack F Vogel #define EM_BAR_MEM_TYPE_MASK	0x00000006
2168cfa0ad2SJack F Vogel #define EM_BAR_MEM_TYPE_32BIT	0x00000000
2178cfa0ad2SJack F Vogel #define EM_BAR_MEM_TYPE_64BIT	0x00000004
2188cfa0ad2SJack F Vogel #define EM_MSIX_BAR		3	/* On 82575 */
2198cfa0ad2SJack F Vogel 
2208cfa0ad2SJack F Vogel /* Defines for printing debug information */
2218cfa0ad2SJack F Vogel #define DEBUG_INIT  0
2228cfa0ad2SJack F Vogel #define DEBUG_IOCTL 0
2238cfa0ad2SJack F Vogel #define DEBUG_HW    0
2248cfa0ad2SJack F Vogel 
2258cfa0ad2SJack F Vogel #define INIT_DEBUGOUT(S)            if (DEBUG_INIT)  printf(S "\n")
2268cfa0ad2SJack F Vogel #define INIT_DEBUGOUT1(S, A)        if (DEBUG_INIT)  printf(S "\n", A)
2278cfa0ad2SJack F Vogel #define INIT_DEBUGOUT2(S, A, B)     if (DEBUG_INIT)  printf(S "\n", A, B)
2288cfa0ad2SJack F Vogel #define IOCTL_DEBUGOUT(S)           if (DEBUG_IOCTL) printf(S "\n")
2298cfa0ad2SJack F Vogel #define IOCTL_DEBUGOUT1(S, A)       if (DEBUG_IOCTL) printf(S "\n", A)
2308cfa0ad2SJack F Vogel #define IOCTL_DEBUGOUT2(S, A, B)    if (DEBUG_IOCTL) printf(S "\n", A, B)
2318cfa0ad2SJack F Vogel #define HW_DEBUGOUT(S)              if (DEBUG_HW) printf(S "\n")
2328cfa0ad2SJack F Vogel #define HW_DEBUGOUT1(S, A)          if (DEBUG_HW) printf(S "\n", A)
2338cfa0ad2SJack F Vogel #define HW_DEBUGOUT2(S, A, B)       if (DEBUG_HW) printf(S "\n", A, B)
2348cfa0ad2SJack F Vogel 
2358cfa0ad2SJack F Vogel #define EM_MAX_SCATTER		64
2369d81738fSJack F Vogel #define EM_VFTA_SIZE		128
2378cfa0ad2SJack F Vogel #define EM_TSO_SIZE		(65535 + sizeof(struct ether_vlan_header))
2388cfa0ad2SJack F Vogel #define EM_TSO_SEG_SIZE		4096	/* Max dma segment size */
2398cfa0ad2SJack F Vogel #define EM_MSIX_MASK		0x01F00000 /* For 82574 use */
2408cfa0ad2SJack F Vogel #define ETH_ZLEN		60
2418cfa0ad2SJack F Vogel #define ETH_ADDR_LEN		6
2428cfa0ad2SJack F Vogel #define CSUM_OFFLOAD		7	/* Offload bits in mbuf flag */
2438cfa0ad2SJack F Vogel 
2448cfa0ad2SJack F Vogel /*
2458cfa0ad2SJack F Vogel  * 82574 has a nonstandard address for EIAC
2468cfa0ad2SJack F Vogel  * and since its only used in MSIX, and in
2478cfa0ad2SJack F Vogel  * the em driver only 82574 uses MSIX we can
2488cfa0ad2SJack F Vogel  * solve it just using this define.
2498cfa0ad2SJack F Vogel  */
2508cfa0ad2SJack F Vogel #define EM_EIAC 0x000DC
2518cfa0ad2SJack F Vogel 
2528cfa0ad2SJack F Vogel /* Used in for 82547 10Mb Half workaround */
2538cfa0ad2SJack F Vogel #define EM_PBA_BYTES_SHIFT	0xA
2548cfa0ad2SJack F Vogel #define EM_TX_HEAD_ADDR_SHIFT	7
2558cfa0ad2SJack F Vogel #define EM_PBA_TX_MASK		0xFFFF0000
2568cfa0ad2SJack F Vogel #define EM_FIFO_HDR		0x10
2578cfa0ad2SJack F Vogel #define EM_82547_PKT_THRESH	0x3e0
2588cfa0ad2SJack F Vogel 
2598cfa0ad2SJack F Vogel /* Precision Time Sync (IEEE 1588) defines */
2608cfa0ad2SJack F Vogel #define ETHERTYPE_IEEE1588	0x88F7
2618cfa0ad2SJack F Vogel #define PICOSECS_PER_TICK	20833
2628cfa0ad2SJack F Vogel #define TSYNC_PORT		319 /* UDP port for the protocol */
2638cfa0ad2SJack F Vogel 
2648cfa0ad2SJack F Vogel /*
2658cfa0ad2SJack F Vogel  * Bus dma allocation structure used by
2668cfa0ad2SJack F Vogel  * e1000_dma_malloc and e1000_dma_free.
2678cfa0ad2SJack F Vogel  */
2688cfa0ad2SJack F Vogel struct em_dma_alloc {
2698cfa0ad2SJack F Vogel         bus_addr_t              dma_paddr;
2708cfa0ad2SJack F Vogel         caddr_t                 dma_vaddr;
2718cfa0ad2SJack F Vogel         bus_dma_tag_t           dma_tag;
2728cfa0ad2SJack F Vogel         bus_dmamap_t            dma_map;
2738cfa0ad2SJack F Vogel         bus_dma_segment_t       dma_seg;
2748cfa0ad2SJack F Vogel         int                     dma_nseg;
2758cfa0ad2SJack F Vogel };
2768cfa0ad2SJack F Vogel 
2779d81738fSJack F Vogel struct adapter;
2789d81738fSJack F Vogel 
2799d81738fSJack F Vogel struct em_int_delay_info {
2809d81738fSJack F Vogel 	struct adapter *adapter;	/* Back-pointer to the adapter struct */
2819d81738fSJack F Vogel 	int offset;			/* Register offset to read/write */
2829d81738fSJack F Vogel 	int value;			/* Current value in usecs */
2839d81738fSJack F Vogel };
2849d81738fSJack F Vogel 
2856c8d4b16SJack F Vogel /* Our adapter structure */
2866c8d4b16SJack F Vogel struct adapter {
2876c8d4b16SJack F Vogel 	struct ifnet	*ifp;
2889d81738fSJack F Vogel #if __FreeBSD_version >= 800000
289f2502470SKip Macy 	struct buf_ring	*br;
290f2502470SKip Macy #endif
2916c8d4b16SJack F Vogel 	struct e1000_hw	hw;
2928cfa0ad2SJack F Vogel 
2936c8d4b16SJack F Vogel 	/* FreeBSD operating-system-specific structures. */
2946c8d4b16SJack F Vogel 	struct e1000_osdep osdep;
2956c8d4b16SJack F Vogel 	struct device	*dev;
2968cfa0ad2SJack F Vogel 
2976c8d4b16SJack F Vogel 	struct resource *memory;
2986c8d4b16SJack F Vogel 	struct resource *flash;
2996c8d4b16SJack F Vogel 	struct resource *msix;
3006c8d4b16SJack F Vogel 
3016c8d4b16SJack F Vogel 	struct resource	*ioport;
3026c8d4b16SJack F Vogel 	int		io_rid;
3036c8d4b16SJack F Vogel 
3046c8d4b16SJack F Vogel 	/* 82574 may use 3 int vectors */
3056c8d4b16SJack F Vogel 	struct resource	*res[3];
3066c8d4b16SJack F Vogel 	void		*tag[3];
3076c8d4b16SJack F Vogel 	int		rid[3];
3086c8d4b16SJack F Vogel 
3096c8d4b16SJack F Vogel 	struct ifmedia	media;
3106c8d4b16SJack F Vogel 	struct callout	timer;
3116c8d4b16SJack F Vogel 	struct callout	tx_fifo_timer;
3126c8d4b16SJack F Vogel 	bool		watchdog_check
3134edd8523SJack F Vogel 	int		watchdog_time;
3146c8d4b16SJack F Vogel 	int		msi;
3156c8d4b16SJack F Vogel 	int		if_flags;
3166c8d4b16SJack F Vogel 	int		max_frame_size;
3176c8d4b16SJack F Vogel 	int		min_frame_size;
3186c8d4b16SJack F Vogel 	struct mtx	core_mtx;
3196c8d4b16SJack F Vogel 	struct mtx	tx_mtx;
3206c8d4b16SJack F Vogel 	struct mtx	rx_mtx;
3216c8d4b16SJack F Vogel 	int		em_insert_vlan_header;
3226c8d4b16SJack F Vogel 
3236c8d4b16SJack F Vogel 	/* Task for FAST handling */
3246c8d4b16SJack F Vogel 	struct task     link_task;
3256c8d4b16SJack F Vogel 	struct task     rxtx_task;
3266c8d4b16SJack F Vogel 	struct task     rx_task;
3276c8d4b16SJack F Vogel 	struct task     tx_task;
3286c8d4b16SJack F Vogel 	struct taskqueue *tq;           /* private task queue */
3296c8d4b16SJack F Vogel 
3306c8d4b16SJack F Vogel #if __FreeBSD_version >= 700029
3316c8d4b16SJack F Vogel 	eventhandler_tag vlan_attach;
3326c8d4b16SJack F Vogel 	eventhandler_tag vlan_detach;
3336c8d4b16SJack F Vogel 	u32	num_vlans;
3346c8d4b16SJack F Vogel #endif
3356c8d4b16SJack F Vogel 
3366c8d4b16SJack F Vogel 	/* Management and WOL features */
3376c8d4b16SJack F Vogel 	u32		wol;
3386c8d4b16SJack F Vogel 	bool		has_manage;
3396c8d4b16SJack F Vogel 	bool		has_amt;
3406c8d4b16SJack F Vogel 
3416c8d4b16SJack F Vogel 	/* Info about the board itself */
3426c8d4b16SJack F Vogel 	uint8_t		link_active;
3436c8d4b16SJack F Vogel 	uint16_t	link_speed;
3446c8d4b16SJack F Vogel 	uint16_t	link_duplex;
3456c8d4b16SJack F Vogel 	uint32_t	smartspeed;
3466c8d4b16SJack F Vogel 	struct em_int_delay_info tx_int_delay;
3476c8d4b16SJack F Vogel 	struct em_int_delay_info tx_abs_int_delay;
3486c8d4b16SJack F Vogel 	struct em_int_delay_info rx_int_delay;
3496c8d4b16SJack F Vogel 	struct em_int_delay_info rx_abs_int_delay;
350a69ed8dfSJack F Vogel 
351a69ed8dfSJack F Vogel 	/*
3526c8d4b16SJack F Vogel 	 * Transmit definitions
3536c8d4b16SJack F Vogel 	 *
3546c8d4b16SJack F Vogel 	 * We have an array of num_tx_desc descriptors (handled
3556c8d4b16SJack F Vogel 	 * by the controller) paired with an array of tx_buffers
3566c8d4b16SJack F Vogel 	 * (at tx_buffer_area).
3576c8d4b16SJack F Vogel 	 * The index of the next available descriptor is next_avail_tx_desc.
3586c8d4b16SJack F Vogel 	 * The number of remaining tx_desc is num_tx_desc_avail.
359a69ed8dfSJack F Vogel 	 */
3606c8d4b16SJack F Vogel 	struct em_dma_alloc	txdma;		/* bus_dma glue for tx desc */
3616c8d4b16SJack F Vogel 	struct e1000_tx_desc	*tx_desc_base;
3626c8d4b16SJack F Vogel 	uint32_t		next_avail_tx_desc;
3636c8d4b16SJack F Vogel 	uint32_t		next_tx_to_clean;
3646c8d4b16SJack F Vogel 	volatile uint16_t	num_tx_desc_avail;
3656c8d4b16SJack F Vogel         uint16_t		num_tx_desc;
3666c8d4b16SJack F Vogel         uint16_t		last_hw_offload;
3676c8d4b16SJack F Vogel         uint32_t		txd_cmd;
3686c8d4b16SJack F Vogel 	struct em_buffer	*tx_buffer_area;
3696c8d4b16SJack F Vogel 	bus_dma_tag_t		txtag;		/* dma tag for tx */
3706c8d4b16SJack F Vogel 	uint32_t	   	tx_tso;		/* last tx was tso */
3716c8d4b16SJack F Vogel 
3726c8d4b16SJack F Vogel 	/*
3736c8d4b16SJack F Vogel 	 * Receive definitions
3746c8d4b16SJack F Vogel 	 *
3756c8d4b16SJack F Vogel 	 * we have an array of num_rx_desc rx_desc (handled by the
3766c8d4b16SJack F Vogel 	 * controller), and paired with an array of rx_buffers
3776c8d4b16SJack F Vogel 	 * (at rx_buffer_area).
3786c8d4b16SJack F Vogel 	 * The next pair to check on receive is at offset next_rx_desc_to_check
3796c8d4b16SJack F Vogel 	 */
3806c8d4b16SJack F Vogel 	struct em_dma_alloc	rxdma;		/* bus_dma glue for rx desc */
3816c8d4b16SJack F Vogel 	struct e1000_rx_desc	*rx_desc_base;
3826c8d4b16SJack F Vogel 	uint32_t		next_rx_desc_to_check;
3836c8d4b16SJack F Vogel 	uint32_t		rx_buffer_len;
3846c8d4b16SJack F Vogel 	uint16_t		num_rx_desc;
3856c8d4b16SJack F Vogel 	int			rx_process_limit;
3866c8d4b16SJack F Vogel 	struct em_buffer	*rx_buffer_area;
3876c8d4b16SJack F Vogel 	bus_dma_tag_t		rxtag;
3886c8d4b16SJack F Vogel 	bus_dmamap_t		rx_sparemap;
3896c8d4b16SJack F Vogel 
3908cfa0ad2SJack F Vogel 	/*
3918cfa0ad2SJack F Vogel 	 * First/last mbuf pointers, for
3928cfa0ad2SJack F Vogel 	 * collecting multisegment RX packets.
3938cfa0ad2SJack F Vogel 	 */
3948cfa0ad2SJack F Vogel 	struct mbuf	       *fmp;
3958cfa0ad2SJack F Vogel 	struct mbuf	       *lmp;
3968cfa0ad2SJack F Vogel 
3978cfa0ad2SJack F Vogel 	/* Misc stats maintained by the driver */
3988cfa0ad2SJack F Vogel 	unsigned long	dropped_pkts;
3996c8d4b16SJack F Vogel 	unsigned long	mbuf_alloc_failed;
4006c8d4b16SJack F Vogel 	unsigned long	mbuf_cluster_failed;
4016c8d4b16SJack F Vogel 	unsigned long	no_tx_desc_avail1;
4026c8d4b16SJack F Vogel 	unsigned long	no_tx_desc_avail2;
4038cfa0ad2SJack F Vogel 	unsigned long	no_tx_map_avail;
4048cfa0ad2SJack F Vogel         unsigned long	no_tx_dma_setup;
4058cfa0ad2SJack F Vogel 	unsigned long	watchdog_events;
4068cfa0ad2SJack F Vogel 	unsigned long	rx_overruns;
4076c8d4b16SJack F Vogel 	unsigned long	rx_irq;
4086c8d4b16SJack F Vogel 	unsigned long	tx_irq;
4096c8d4b16SJack F Vogel 	unsigned long	link_irq;
4108cfa0ad2SJack F Vogel 
4118cfa0ad2SJack F Vogel 	/* 82547 workaround */
4128cfa0ad2SJack F Vogel 	uint32_t	tx_fifo_size;
4138cfa0ad2SJack F Vogel 	uint32_t	tx_fifo_head;
4148cfa0ad2SJack F Vogel 	uint32_t	tx_fifo_head_addr;
4158cfa0ad2SJack F Vogel 	uint64_t	tx_fifo_reset_cnt;
4168cfa0ad2SJack F Vogel 	uint64_t	tx_fifo_wrk_cnt;
4178cfa0ad2SJack F Vogel 	uint32_t	tx_head_addr;
4188cfa0ad2SJack F Vogel 
4198cfa0ad2SJack F Vogel         /* For 82544 PCIX Workaround */
4208cfa0ad2SJack F Vogel 	boolean_t       pcix_82544;
4218cfa0ad2SJack F Vogel 	boolean_t       in_detach;
4228cfa0ad2SJack F Vogel 
4236c8d4b16SJack F Vogel #ifdef EM_IEEE1588
4246c8d4b16SJack F Vogel 	/* IEEE 1588 precision time support */
4256c8d4b16SJack F Vogel 	struct cyclecounter     cycles;
4266c8d4b16SJack F Vogel 	struct nettimer         clock;
4276c8d4b16SJack F Vogel 	struct nettime_compare  compare;
4286c8d4b16SJack F Vogel 	struct hwtstamp_ctrl    hwtstamp;
4296c8d4b16SJack F Vogel #endif
4306c8d4b16SJack F Vogel 
4318cfa0ad2SJack F Vogel 	struct e1000_hw_stats stats;
4328cfa0ad2SJack F Vogel };
4338cfa0ad2SJack F Vogel 
4348cfa0ad2SJack F Vogel /* ******************************************************************************
4358cfa0ad2SJack F Vogel  * vendor_info_array
4368cfa0ad2SJack F Vogel  *
4378cfa0ad2SJack F Vogel  * This array contains the list of Subvendor/Subdevice IDs on which the driver
4388cfa0ad2SJack F Vogel  * should load.
4398cfa0ad2SJack F Vogel  *
4408cfa0ad2SJack F Vogel  * ******************************************************************************/
4418cfa0ad2SJack F Vogel typedef struct _em_vendor_info_t {
4428cfa0ad2SJack F Vogel 	unsigned int vendor_id;
4438cfa0ad2SJack F Vogel 	unsigned int device_id;
4448cfa0ad2SJack F Vogel 	unsigned int subvendor_id;
4458cfa0ad2SJack F Vogel 	unsigned int subdevice_id;
4468cfa0ad2SJack F Vogel 	unsigned int index;
4478cfa0ad2SJack F Vogel } em_vendor_info_t;
4488cfa0ad2SJack F Vogel 
4498cfa0ad2SJack F Vogel struct em_buffer {
4508cfa0ad2SJack F Vogel 	int		next_eop;  /* Index of the desc to watch */
4518cfa0ad2SJack F Vogel         struct mbuf    *m_head;
4528cfa0ad2SJack F Vogel         bus_dmamap_t    map;         /* bus_dma map for packet */
4538cfa0ad2SJack F Vogel };
4548cfa0ad2SJack F Vogel 
4558cfa0ad2SJack F Vogel /* For 82544 PCIX  Workaround */
4568cfa0ad2SJack F Vogel typedef struct _ADDRESS_LENGTH_PAIR
4578cfa0ad2SJack F Vogel {
4588cfa0ad2SJack F Vogel 	uint64_t   address;
4598cfa0ad2SJack F Vogel 	uint32_t   length;
4608cfa0ad2SJack F Vogel } ADDRESS_LENGTH_PAIR, *PADDRESS_LENGTH_PAIR;
4618cfa0ad2SJack F Vogel 
4628cfa0ad2SJack F Vogel typedef struct _DESCRIPTOR_PAIR
4638cfa0ad2SJack F Vogel {
4648cfa0ad2SJack F Vogel 	ADDRESS_LENGTH_PAIR descriptor[4];
4658cfa0ad2SJack F Vogel 	uint32_t   elements;
4668cfa0ad2SJack F Vogel } DESC_ARRAY, *PDESC_ARRAY;
4678cfa0ad2SJack F Vogel 
4688cfa0ad2SJack F Vogel #define	EM_CORE_LOCK_INIT(_sc, _name) \
4698cfa0ad2SJack F Vogel 	mtx_init(&(_sc)->core_mtx, _name, "EM Core Lock", MTX_DEF)
4708cfa0ad2SJack F Vogel #define	EM_TX_LOCK_INIT(_sc, _name) \
4718cfa0ad2SJack F Vogel 	mtx_init(&(_sc)->tx_mtx, _name, "EM TX Lock", MTX_DEF)
4728cfa0ad2SJack F Vogel #define	EM_RX_LOCK_INIT(_sc, _name) \
4738cfa0ad2SJack F Vogel 	mtx_init(&(_sc)->rx_mtx, _name, "EM RX Lock", MTX_DEF)
4748cfa0ad2SJack F Vogel #define	EM_CORE_LOCK_DESTROY(_sc)	mtx_destroy(&(_sc)->core_mtx)
4758cfa0ad2SJack F Vogel #define	EM_TX_LOCK_DESTROY(_sc)		mtx_destroy(&(_sc)->tx_mtx)
4768cfa0ad2SJack F Vogel #define	EM_RX_LOCK_DESTROY(_sc)		mtx_destroy(&(_sc)->rx_mtx)
4778cfa0ad2SJack F Vogel #define	EM_CORE_LOCK(_sc)		mtx_lock(&(_sc)->core_mtx)
4788cfa0ad2SJack F Vogel #define	EM_TX_LOCK(_sc)			mtx_lock(&(_sc)->tx_mtx)
479f2502470SKip Macy #define	EM_TX_TRYLOCK(_sc)		mtx_trylock(&(_sc)->tx_mtx)
4808cfa0ad2SJack F Vogel #define	EM_RX_LOCK(_sc)			mtx_lock(&(_sc)->rx_mtx)
4818cfa0ad2SJack F Vogel #define	EM_CORE_UNLOCK(_sc)		mtx_unlock(&(_sc)->core_mtx)
4828cfa0ad2SJack F Vogel #define	EM_TX_UNLOCK(_sc)		mtx_unlock(&(_sc)->tx_mtx)
4838cfa0ad2SJack F Vogel #define	EM_RX_UNLOCK(_sc)		mtx_unlock(&(_sc)->rx_mtx)
4848cfa0ad2SJack F Vogel #define	EM_CORE_LOCK_ASSERT(_sc)	mtx_assert(&(_sc)->core_mtx, MA_OWNED)
4858cfa0ad2SJack F Vogel #define	EM_TX_LOCK_ASSERT(_sc)		mtx_assert(&(_sc)->tx_mtx, MA_OWNED)
4868cfa0ad2SJack F Vogel 
4878cfa0ad2SJack F Vogel #endif /* _EM_H_DEFINED_ */
488