xref: /freebsd/sys/dev/e1000/if_em.h (revision 0a01ff4d7d2c264b3ae9239f8541718fc548c887)
18cfa0ad2SJack F Vogel /******************************************************************************
28cfa0ad2SJack F Vogel 
3b7a728aaSSean Bruno   Copyright (c) 2001-2015, Intel Corporation
48cfa0ad2SJack F Vogel   All rights reserved.
58cfa0ad2SJack F Vogel 
68cfa0ad2SJack F Vogel   Redistribution and use in source and binary forms, with or without
78cfa0ad2SJack F Vogel   modification, are permitted provided that the following conditions are met:
88cfa0ad2SJack F Vogel 
98cfa0ad2SJack F Vogel    1. Redistributions of source code must retain the above copyright notice,
108cfa0ad2SJack F Vogel       this list of conditions and the following disclaimer.
118cfa0ad2SJack F Vogel 
128cfa0ad2SJack F Vogel    2. Redistributions in binary form must reproduce the above copyright
138cfa0ad2SJack F Vogel       notice, this list of conditions and the following disclaimer in the
148cfa0ad2SJack F Vogel       documentation and/or other materials provided with the distribution.
158cfa0ad2SJack F Vogel 
168cfa0ad2SJack F Vogel    3. Neither the name of the Intel Corporation nor the names of its
178cfa0ad2SJack F Vogel       contributors may be used to endorse or promote products derived from
188cfa0ad2SJack F Vogel       this software without specific prior written permission.
198cfa0ad2SJack F Vogel 
208cfa0ad2SJack F Vogel   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
218cfa0ad2SJack F Vogel   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
228cfa0ad2SJack F Vogel   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
238cfa0ad2SJack F Vogel   ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
248cfa0ad2SJack F Vogel   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
258cfa0ad2SJack F Vogel   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
268cfa0ad2SJack F Vogel   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
278cfa0ad2SJack F Vogel   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
288cfa0ad2SJack F Vogel   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
298cfa0ad2SJack F Vogel   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
308cfa0ad2SJack F Vogel   POSSIBILITY OF SUCH DAMAGE.
318cfa0ad2SJack F Vogel 
328cfa0ad2SJack F Vogel ******************************************************************************/
338cfa0ad2SJack F Vogel /*$FreeBSD$*/
348cfa0ad2SJack F Vogel 
358cfa0ad2SJack F Vogel 
368cfa0ad2SJack F Vogel #ifndef _EM_H_DEFINED_
378cfa0ad2SJack F Vogel #define _EM_H_DEFINED_
388cfa0ad2SJack F Vogel 
399d81738fSJack F Vogel 
408cfa0ad2SJack F Vogel /* Tunables */
418cfa0ad2SJack F Vogel 
428cfa0ad2SJack F Vogel /*
438cfa0ad2SJack F Vogel  * EM_TXD: Maximum number of Transmit Descriptors
448cfa0ad2SJack F Vogel  * Valid Range: 80-256 for 82542 and 82543-based adapters
458cfa0ad2SJack F Vogel  *              80-4096 for others
468cfa0ad2SJack F Vogel  * Default Value: 256
478cfa0ad2SJack F Vogel  *   This value is the number of transmit descriptors allocated by the driver.
488cfa0ad2SJack F Vogel  *   Increasing this value allows the driver to queue more transmits. Each
498cfa0ad2SJack F Vogel  *   descriptor is 16 bytes.
508cfa0ad2SJack F Vogel  *   Since TDLEN should be multiple of 128bytes, the number of transmit
518cfa0ad2SJack F Vogel  *   desscriptors should meet the following condition.
528cfa0ad2SJack F Vogel  *      (num_tx_desc * sizeof(struct e1000_tx_desc)) % 128 == 0
538cfa0ad2SJack F Vogel  */
548cfa0ad2SJack F Vogel #define EM_MIN_TXD		80
558cfa0ad2SJack F Vogel #define EM_MAX_TXD		4096
5623c9098bSSean Bruno #ifdef EM_MULTIQUEUE
5723c9098bSSean Bruno #define EM_DEFAULT_TXD		4096
5823c9098bSSean Bruno #else
59a69ed8dfSJack F Vogel #define EM_DEFAULT_TXD		1024
6023c9098bSSean Bruno #endif
618cfa0ad2SJack F Vogel 
628cfa0ad2SJack F Vogel /*
638cfa0ad2SJack F Vogel  * EM_RXD - Maximum number of receive Descriptors
648cfa0ad2SJack F Vogel  * Valid Range: 80-256 for 82542 and 82543-based adapters
658cfa0ad2SJack F Vogel  *              80-4096 for others
668cfa0ad2SJack F Vogel  * Default Value: 256
678cfa0ad2SJack F Vogel  *   This value is the number of receive descriptors allocated by the driver.
688cfa0ad2SJack F Vogel  *   Increasing this value allows the driver to buffer more incoming packets.
698cfa0ad2SJack F Vogel  *   Each descriptor is 16 bytes.  A receive buffer is also allocated for each
708cfa0ad2SJack F Vogel  *   descriptor. The maximum MTU size is 16110.
718cfa0ad2SJack F Vogel  *   Since TDLEN should be multiple of 128bytes, the number of transmit
728cfa0ad2SJack F Vogel  *   desscriptors should meet the following condition.
738cfa0ad2SJack F Vogel  *      (num_tx_desc * sizeof(struct e1000_tx_desc)) % 128 == 0
748cfa0ad2SJack F Vogel  */
758cfa0ad2SJack F Vogel #define EM_MIN_RXD		80
768cfa0ad2SJack F Vogel #define EM_MAX_RXD		4096
7723c9098bSSean Bruno #ifdef EM_MULTIQUEUE
7823c9098bSSean Bruno #define EM_DEFAULT_RXD		4096
7923c9098bSSean Bruno #else
80a69ed8dfSJack F Vogel #define EM_DEFAULT_RXD		1024
8123c9098bSSean Bruno #endif
828cfa0ad2SJack F Vogel 
838cfa0ad2SJack F Vogel /*
848cfa0ad2SJack F Vogel  * EM_TIDV - Transmit Interrupt Delay Value
858cfa0ad2SJack F Vogel  * Valid Range: 0-65535 (0=off)
868cfa0ad2SJack F Vogel  * Default Value: 64
878cfa0ad2SJack F Vogel  *   This value delays the generation of transmit interrupts in units of
888cfa0ad2SJack F Vogel  *   1.024 microseconds. Transmit interrupt reduction can improve CPU
898cfa0ad2SJack F Vogel  *   efficiency if properly tuned for specific network traffic. If the
908cfa0ad2SJack F Vogel  *   system is reporting dropped transmits, this value may be set too high
918cfa0ad2SJack F Vogel  *   causing the driver to run out of available transmit descriptors.
928cfa0ad2SJack F Vogel  */
938cfa0ad2SJack F Vogel #define EM_TIDV                         64
948cfa0ad2SJack F Vogel 
958cfa0ad2SJack F Vogel /*
968cfa0ad2SJack F Vogel  * EM_TADV - Transmit Absolute Interrupt Delay Value
978cfa0ad2SJack F Vogel  * (Not valid for 82542/82543/82544)
988cfa0ad2SJack F Vogel  * Valid Range: 0-65535 (0=off)
998cfa0ad2SJack F Vogel  * Default Value: 64
1008cfa0ad2SJack F Vogel  *   This value, in units of 1.024 microseconds, limits the delay in which a
1018cfa0ad2SJack F Vogel  *   transmit interrupt is generated. Useful only if EM_TIDV is non-zero,
1028cfa0ad2SJack F Vogel  *   this value ensures that an interrupt is generated after the initial
1038cfa0ad2SJack F Vogel  *   packet is sent on the wire within the set amount of time.  Proper tuning,
1048cfa0ad2SJack F Vogel  *   along with EM_TIDV, may improve traffic throughput in specific
1058cfa0ad2SJack F Vogel  *   network conditions.
1068cfa0ad2SJack F Vogel  */
1078cfa0ad2SJack F Vogel #define EM_TADV                         64
1088cfa0ad2SJack F Vogel 
1098cfa0ad2SJack F Vogel /*
1108cfa0ad2SJack F Vogel  * EM_RDTR - Receive Interrupt Delay Timer (Packet Timer)
1118cfa0ad2SJack F Vogel  * Valid Range: 0-65535 (0=off)
1128cfa0ad2SJack F Vogel  * Default Value: 0
1138cfa0ad2SJack F Vogel  *   This value delays the generation of receive interrupts in units of 1.024
1148cfa0ad2SJack F Vogel  *   microseconds.  Receive interrupt reduction can improve CPU efficiency if
1158cfa0ad2SJack F Vogel  *   properly tuned for specific network traffic. Increasing this value adds
1168cfa0ad2SJack F Vogel  *   extra latency to frame reception and can end up decreasing the throughput
1178cfa0ad2SJack F Vogel  *   of TCP traffic. If the system is reporting dropped receives, this value
1188cfa0ad2SJack F Vogel  *   may be set too high, causing the driver to run out of available receive
1198cfa0ad2SJack F Vogel  *   descriptors.
1208cfa0ad2SJack F Vogel  *
1218cfa0ad2SJack F Vogel  *   CAUTION: When setting EM_RDTR to a value other than 0, adapters
1228cfa0ad2SJack F Vogel  *            may hang (stop transmitting) under certain network conditions.
1238cfa0ad2SJack F Vogel  *            If this occurs a WATCHDOG message is logged in the system
1248cfa0ad2SJack F Vogel  *            event log. In addition, the controller is automatically reset,
1258cfa0ad2SJack F Vogel  *            restoring the network connection. To eliminate the potential
1268cfa0ad2SJack F Vogel  *            for the hang ensure that EM_RDTR is set to 0.
1278cfa0ad2SJack F Vogel  */
12823c9098bSSean Bruno #ifdef EM_MULTIQUEUE
12923c9098bSSean Bruno #define EM_RDTR                         64
13023c9098bSSean Bruno #else
1318cfa0ad2SJack F Vogel #define EM_RDTR                         0
13223c9098bSSean Bruno #endif
1338cfa0ad2SJack F Vogel 
1348cfa0ad2SJack F Vogel /*
1358cfa0ad2SJack F Vogel  * Receive Interrupt Absolute Delay Timer (Not valid for 82542/82543/82544)
1368cfa0ad2SJack F Vogel  * Valid Range: 0-65535 (0=off)
1378cfa0ad2SJack F Vogel  * Default Value: 64
1388cfa0ad2SJack F Vogel  *   This value, in units of 1.024 microseconds, limits the delay in which a
1398cfa0ad2SJack F Vogel  *   receive interrupt is generated. Useful only if EM_RDTR is non-zero,
1408cfa0ad2SJack F Vogel  *   this value ensures that an interrupt is generated after the initial
1418cfa0ad2SJack F Vogel  *   packet is received within the set amount of time.  Proper tuning,
1428cfa0ad2SJack F Vogel  *   along with EM_RDTR, may improve traffic throughput in specific network
1438cfa0ad2SJack F Vogel  *   conditions.
1448cfa0ad2SJack F Vogel  */
14523c9098bSSean Bruno #ifdef EM_MULTIQUEUE
14623c9098bSSean Bruno #define EM_RADV                         128
14723c9098bSSean Bruno #else
1488cfa0ad2SJack F Vogel #define EM_RADV                         64
14923c9098bSSean Bruno #endif
1508cfa0ad2SJack F Vogel 
1518cfa0ad2SJack F Vogel /*
1526c8d4b16SJack F Vogel  * This parameter controls the max duration of transmit watchdog.
1538cfa0ad2SJack F Vogel  */
154a69ed8dfSJack F Vogel #define EM_WATCHDOG                   (10 * hz)
1558cfa0ad2SJack F Vogel 
1568cfa0ad2SJack F Vogel /*
1578cfa0ad2SJack F Vogel  * This parameter controls when the driver calls the routine to reclaim
1588cfa0ad2SJack F Vogel  * transmit descriptors.
1598cfa0ad2SJack F Vogel  */
1608cfa0ad2SJack F Vogel #define EM_TX_CLEANUP_THRESHOLD	(adapter->num_tx_desc / 8)
1618cfa0ad2SJack F Vogel 
1628cfa0ad2SJack F Vogel /*
1638cfa0ad2SJack F Vogel  * This parameter controls whether or not autonegotation is enabled.
1648cfa0ad2SJack F Vogel  *              0 - Disable autonegotiation
1658cfa0ad2SJack F Vogel  *              1 - Enable  autonegotiation
1668cfa0ad2SJack F Vogel  */
1678cfa0ad2SJack F Vogel #define DO_AUTO_NEG                     1
1688cfa0ad2SJack F Vogel 
1698cfa0ad2SJack F Vogel /*
1708cfa0ad2SJack F Vogel  * This parameter control whether or not the driver will wait for
1718cfa0ad2SJack F Vogel  * autonegotiation to complete.
1728cfa0ad2SJack F Vogel  *              1 - Wait for autonegotiation to complete
1738cfa0ad2SJack F Vogel  *              0 - Don't wait for autonegotiation to complete
1748cfa0ad2SJack F Vogel  */
1758cfa0ad2SJack F Vogel #define WAIT_FOR_AUTO_NEG_DEFAULT       0
1768cfa0ad2SJack F Vogel 
1778cfa0ad2SJack F Vogel /* Tunables -- End */
1788cfa0ad2SJack F Vogel 
1798cfa0ad2SJack F Vogel #define AUTONEG_ADV_DEFAULT	(ADVERTISE_10_HALF | ADVERTISE_10_FULL | \
1808cfa0ad2SJack F Vogel 				ADVERTISE_100_HALF | ADVERTISE_100_FULL | \
1818cfa0ad2SJack F Vogel 				ADVERTISE_1000_FULL)
1828cfa0ad2SJack F Vogel 
1838cfa0ad2SJack F Vogel #define AUTO_ALL_MODES		0
1848cfa0ad2SJack F Vogel 
1858cfa0ad2SJack F Vogel /* PHY master/slave setting */
1868cfa0ad2SJack F Vogel #define EM_MASTER_SLAVE		e1000_ms_hw_default
1878cfa0ad2SJack F Vogel 
1888cfa0ad2SJack F Vogel /*
1898cfa0ad2SJack F Vogel  * Micellaneous constants
1908cfa0ad2SJack F Vogel  */
1918cfa0ad2SJack F Vogel #define EM_VENDOR_ID                    0x8086
1928cfa0ad2SJack F Vogel #define EM_FLASH                        0x0014
1938cfa0ad2SJack F Vogel 
1948cfa0ad2SJack F Vogel #define EM_JUMBO_PBA                    0x00000028
1958cfa0ad2SJack F Vogel #define EM_DEFAULT_PBA                  0x00000030
1968cfa0ad2SJack F Vogel #define EM_SMARTSPEED_DOWNSHIFT         3
1978cfa0ad2SJack F Vogel #define EM_SMARTSPEED_MAX               15
1988ec87fc5SJack F Vogel #define EM_MAX_LOOP			10
1998cfa0ad2SJack F Vogel 
2008cfa0ad2SJack F Vogel #define MAX_NUM_MULTICAST_ADDRESSES     128
2018cfa0ad2SJack F Vogel #define PCI_ANY_ID                      (~0U)
2028cfa0ad2SJack F Vogel #define ETHER_ALIGN                     2
2038cfa0ad2SJack F Vogel #define EM_FC_PAUSE_TIME		0x0680
2048cfa0ad2SJack F Vogel #define EM_EEPROM_APME			0x400;
2054edd8523SJack F Vogel #define EM_82544_APME			0x0004;
2068cfa0ad2SJack F Vogel 
207b7a728aaSSean Bruno /*
208b7a728aaSSean Bruno  * Driver state logic for the detection of a hung state
209b7a728aaSSean Bruno  * in hardware.  Set TX_HUNG whenever a TX packet is used
210b7a728aaSSean Bruno  * (data is sent) and clear it when txeof() is invoked if
211b7a728aaSSean Bruno  * any descriptors from the ring are cleaned/reclaimed.
212b7a728aaSSean Bruno  * Increment internal counter if no descriptors are cleaned
213b7a728aaSSean Bruno  * and compare to TX_MAXTRIES.  When counter > TX_MAXTRIES,
214b7a728aaSSean Bruno  * reset adapter.
215b7a728aaSSean Bruno  */
216b7a728aaSSean Bruno #define EM_TX_IDLE			0x00000000
217b7a728aaSSean Bruno #define EM_TX_BUSY			0x00000001
218b7a728aaSSean Bruno #define EM_TX_HUNG			0x80000000
219b7a728aaSSean Bruno #define EM_TX_MAXTRIES			10
2207deff7f9SJack F Vogel 
221c80429ceSEric Joyner #define PCICFG_DESC_RING_STATUS		0xe4
222c80429ceSEric Joyner #define FLUSH_DESC_REQUIRED		0x100
223c80429ceSEric Joyner 
2248cfa0ad2SJack F Vogel /*
2258cfa0ad2SJack F Vogel  * TDBA/RDBA should be aligned on 16 byte boundary. But TDLEN/RDLEN should be
2268cfa0ad2SJack F Vogel  * multiple of 128 bytes. So we align TDBA/RDBA on 128 byte boundary. This will
2278cfa0ad2SJack F Vogel  * also optimize cache line size effect. H/W supports up to cache line size 128.
2288cfa0ad2SJack F Vogel  */
2298cfa0ad2SJack F Vogel #define EM_DBA_ALIGN			128
2308cfa0ad2SJack F Vogel 
23123c9098bSSean Bruno /*
23223c9098bSSean Bruno  * See Intel 82574 Driver Programming Interface Manual, Section 10.2.6.9
23323c9098bSSean Bruno  */
23423c9098bSSean Bruno #define TARC_COMPENSATION_MODE	(1 << 7)	/* Compensation Mode */
23523c9098bSSean Bruno #define TARC_SPEED_MODE_BIT 	(1 << 21)	/* On PCI-E MACs only */
23623c9098bSSean Bruno #define TARC_MQ_FIX		(1 << 23) | \
23723c9098bSSean Bruno 				(1 << 24) | \
23823c9098bSSean Bruno 				(1 << 25)	/* Handle errata in MQ mode */
23923c9098bSSean Bruno #define TARC_ERRATA_BIT 	(1 << 26)	/* Note from errata on 82574 */
2408cfa0ad2SJack F Vogel 
2418cfa0ad2SJack F Vogel /* PCI Config defines */
2428cfa0ad2SJack F Vogel #define EM_BAR_TYPE(v)		((v) & EM_BAR_TYPE_MASK)
2438cfa0ad2SJack F Vogel #define EM_BAR_TYPE_MASK	0x00000001
2448cfa0ad2SJack F Vogel #define EM_BAR_TYPE_MMEM	0x00000000
2458cfa0ad2SJack F Vogel #define EM_BAR_TYPE_FLASH	0x0014
2468cfa0ad2SJack F Vogel #define EM_BAR_MEM_TYPE(v)	((v) & EM_BAR_MEM_TYPE_MASK)
2478cfa0ad2SJack F Vogel #define EM_BAR_MEM_TYPE_MASK	0x00000006
2488cfa0ad2SJack F Vogel #define EM_BAR_MEM_TYPE_32BIT	0x00000000
2498cfa0ad2SJack F Vogel #define EM_BAR_MEM_TYPE_64BIT	0x00000004
2508cfa0ad2SJack F Vogel #define EM_MSIX_BAR		3	/* On 82575 */
2518cfa0ad2SJack F Vogel 
252fd33ce41SJack F Vogel /* More backward compatibility */
253fd33ce41SJack F Vogel #if __FreeBSD_version < 900000
2541fd3c44fSJack F Vogel #define SYSCTL_ADD_UQUAD SYSCTL_ADD_QUAD
2551fd3c44fSJack F Vogel #endif
2561fd3c44fSJack F Vogel 
2578cfa0ad2SJack F Vogel /* Defines for printing debug information */
2588cfa0ad2SJack F Vogel #define DEBUG_INIT  0
2598cfa0ad2SJack F Vogel #define DEBUG_IOCTL 0
2608cfa0ad2SJack F Vogel #define DEBUG_HW    0
2618cfa0ad2SJack F Vogel 
2628cfa0ad2SJack F Vogel #define INIT_DEBUGOUT(S)            if (DEBUG_INIT)  printf(S "\n")
2638cfa0ad2SJack F Vogel #define INIT_DEBUGOUT1(S, A)        if (DEBUG_INIT)  printf(S "\n", A)
2648cfa0ad2SJack F Vogel #define INIT_DEBUGOUT2(S, A, B)     if (DEBUG_INIT)  printf(S "\n", A, B)
2658cfa0ad2SJack F Vogel #define IOCTL_DEBUGOUT(S)           if (DEBUG_IOCTL) printf(S "\n")
2668cfa0ad2SJack F Vogel #define IOCTL_DEBUGOUT1(S, A)       if (DEBUG_IOCTL) printf(S "\n", A)
2678cfa0ad2SJack F Vogel #define IOCTL_DEBUGOUT2(S, A, B)    if (DEBUG_IOCTL) printf(S "\n", A, B)
2688cfa0ad2SJack F Vogel #define HW_DEBUGOUT(S)              if (DEBUG_HW) printf(S "\n")
2698cfa0ad2SJack F Vogel #define HW_DEBUGOUT1(S, A)          if (DEBUG_HW) printf(S "\n", A)
2708cfa0ad2SJack F Vogel #define HW_DEBUGOUT2(S, A, B)       if (DEBUG_HW) printf(S "\n", A, B)
2718cfa0ad2SJack F Vogel 
272*0a01ff4dSMarius Strobl #define EM_MAX_SCATTER		40
2739d81738fSJack F Vogel #define EM_VFTA_SIZE		128
2748cfa0ad2SJack F Vogel #define EM_TSO_SIZE		(65535 + sizeof(struct ether_vlan_header))
2758cfa0ad2SJack F Vogel #define EM_TSO_SEG_SIZE		4096	/* Max dma segment size */
2768cfa0ad2SJack F Vogel #define EM_MSIX_MASK		0x01F00000 /* For 82574 use */
2778ec87fc5SJack F Vogel #define EM_MSIX_LINK		0x01000000 /* For 82574 use */
2788cfa0ad2SJack F Vogel #define ETH_ZLEN		60
2798cfa0ad2SJack F Vogel #define ETH_ADDR_LEN		6
2808cfa0ad2SJack F Vogel #define CSUM_OFFLOAD		7	/* Offload bits in mbuf flag */
2818cfa0ad2SJack F Vogel 
2828cfa0ad2SJack F Vogel /*
2838cfa0ad2SJack F Vogel  * 82574 has a nonstandard address for EIAC
2848cfa0ad2SJack F Vogel  * and since its only used in MSIX, and in
2858cfa0ad2SJack F Vogel  * the em driver only 82574 uses MSIX we can
2868cfa0ad2SJack F Vogel  * solve it just using this define.
2878cfa0ad2SJack F Vogel  */
2888cfa0ad2SJack F Vogel #define EM_EIAC 0x000DC
28923c9098bSSean Bruno /*
29023c9098bSSean Bruno  * 82574 only reports 3 MSI-X vectors by default;
29123c9098bSSean Bruno  * defines assisting with making it report 5 are
29223c9098bSSean Bruno  * located here.
29323c9098bSSean Bruno  */
29423c9098bSSean Bruno #define EM_NVM_PCIE_CTRL	0x1B
29523c9098bSSean Bruno #define EM_NVM_MSIX_N_MASK	(0x7 << EM_NVM_MSIX_N_SHIFT)
29623c9098bSSean Bruno #define EM_NVM_MSIX_N_SHIFT	7
2978cfa0ad2SJack F Vogel 
2988cfa0ad2SJack F Vogel /*
2998cfa0ad2SJack F Vogel  * Bus dma allocation structure used by
3008cfa0ad2SJack F Vogel  * e1000_dma_malloc and e1000_dma_free.
3018cfa0ad2SJack F Vogel  */
3028cfa0ad2SJack F Vogel struct em_dma_alloc {
3038cfa0ad2SJack F Vogel         bus_addr_t              dma_paddr;
3048cfa0ad2SJack F Vogel         caddr_t                 dma_vaddr;
3058cfa0ad2SJack F Vogel         bus_dma_tag_t           dma_tag;
3068cfa0ad2SJack F Vogel         bus_dmamap_t            dma_map;
3078cfa0ad2SJack F Vogel         bus_dma_segment_t       dma_seg;
3088cfa0ad2SJack F Vogel         int                     dma_nseg;
3098cfa0ad2SJack F Vogel };
3108cfa0ad2SJack F Vogel 
3119d81738fSJack F Vogel struct adapter;
3129d81738fSJack F Vogel 
3139d81738fSJack F Vogel struct em_int_delay_info {
3149d81738fSJack F Vogel 	struct adapter *adapter;	/* Back-pointer to the adapter struct */
3159d81738fSJack F Vogel 	int offset;			/* Register offset to read/write */
3169d81738fSJack F Vogel 	int value;			/* Current value in usecs */
3179d81738fSJack F Vogel };
3189d81738fSJack F Vogel 
3198ec87fc5SJack F Vogel /*
3208ec87fc5SJack F Vogel  * The transmit ring, one per tx queue
3218ec87fc5SJack F Vogel  */
3228ec87fc5SJack F Vogel struct tx_ring {
3238ec87fc5SJack F Vogel         struct adapter          *adapter;
3248ec87fc5SJack F Vogel         struct mtx              tx_mtx;
3258ec87fc5SJack F Vogel         char                    mtx_name[16];
3268ec87fc5SJack F Vogel         u32                     me;
3278ec87fc5SJack F Vogel         u32                     msix;
3288ec87fc5SJack F Vogel 	u32			ims;
329b7a728aaSSean Bruno         int			busy;
3308ec87fc5SJack F Vogel 	struct em_dma_alloc	txdma;
3318ec87fc5SJack F Vogel 	struct e1000_tx_desc	*tx_base;
3328ec87fc5SJack F Vogel         struct task             tx_task;
3338ec87fc5SJack F Vogel         struct taskqueue        *tq;
3348ec87fc5SJack F Vogel         u32                     next_avail_desc;
3358ec87fc5SJack F Vogel         u32                     next_to_clean;
336b834dceaSSean Bruno         struct em_txbuffer	*tx_buffers;
3378ec87fc5SJack F Vogel         volatile u16            tx_avail;
3388ec87fc5SJack F Vogel 	u32			tx_tso;		/* last tx was tso */
3398ec87fc5SJack F Vogel         u16			last_hw_offload;
3407d9119bdSJack F Vogel 	u8			last_hw_ipcso;
3417d9119bdSJack F Vogel 	u8			last_hw_ipcss;
3427d9119bdSJack F Vogel 	u8			last_hw_tucso;
3437d9119bdSJack F Vogel 	u8			last_hw_tucss;
3449d81738fSJack F Vogel #if __FreeBSD_version >= 800000
345f2502470SKip Macy 	struct buf_ring         *br;
346f2502470SKip Macy #endif
3478ec87fc5SJack F Vogel 	/* Interrupt resources */
3488ec87fc5SJack F Vogel         bus_dma_tag_t           txtag;
3498ec87fc5SJack F Vogel 	void                    *tag;
3508ec87fc5SJack F Vogel 	struct resource         *res;
351eaa9db2bSJack F Vogel         unsigned long		tx_irq;
352eaa9db2bSJack F Vogel         unsigned long		no_desc_avail;
3538ec87fc5SJack F Vogel };
3548ec87fc5SJack F Vogel 
3558ec87fc5SJack F Vogel /*
3568ec87fc5SJack F Vogel  * The Receive ring, one per rx queue
3578ec87fc5SJack F Vogel  */
3588ec87fc5SJack F Vogel struct rx_ring {
3598ec87fc5SJack F Vogel         struct adapter          *adapter;
3608ec87fc5SJack F Vogel         u32                     me;
3618ec87fc5SJack F Vogel         u32                     msix;
3628ec87fc5SJack F Vogel 	u32			ims;
3638ec87fc5SJack F Vogel         struct mtx              rx_mtx;
3648ec87fc5SJack F Vogel         char                    mtx_name[16];
3658ec87fc5SJack F Vogel         u32                     payload;
3668ec87fc5SJack F Vogel         struct task             rx_task;
3678ec87fc5SJack F Vogel         struct taskqueue        *tq;
368b834dceaSSean Bruno         union e1000_rx_desc_extended	*rx_base;
3698ec87fc5SJack F Vogel         struct em_dma_alloc	rxdma;
370eaa9db2bSJack F Vogel         u32			next_to_refresh;
371eaa9db2bSJack F Vogel         u32			next_to_check;
372b834dceaSSean Bruno         struct em_rxbuffer	*rx_buffers;
3738ec87fc5SJack F Vogel 	struct mbuf		*fmp;
3748ec87fc5SJack F Vogel 	struct mbuf		*lmp;
3758ec87fc5SJack F Vogel 
3768ec87fc5SJack F Vogel         /* Interrupt resources */
3778ec87fc5SJack F Vogel         void                    *tag;
3788ec87fc5SJack F Vogel         struct resource         *res;
3798ec87fc5SJack F Vogel         bus_dma_tag_t           rxtag;
380d9f1a5aaSJack F Vogel 	bool			discard;
3818ec87fc5SJack F Vogel 
3828ec87fc5SJack F Vogel         /* Soft stats */
383eaa9db2bSJack F Vogel         unsigned long		rx_irq;
384d9f1a5aaSJack F Vogel         unsigned long		rx_discarded;
385eaa9db2bSJack F Vogel         unsigned long		rx_packets;
386eaa9db2bSJack F Vogel         unsigned long		rx_bytes;
3878ec87fc5SJack F Vogel };
3888ec87fc5SJack F Vogel 
3898ec87fc5SJack F Vogel 
3908ec87fc5SJack F Vogel /* Our adapter structure */
3918ec87fc5SJack F Vogel struct adapter {
3929e115290SMarcel Moolenaar 	if_t 		ifp;
3936c8d4b16SJack F Vogel 	struct e1000_hw	hw;
3948cfa0ad2SJack F Vogel 
3956c8d4b16SJack F Vogel 	/* FreeBSD operating-system-specific structures. */
3966c8d4b16SJack F Vogel 	struct e1000_osdep osdep;
3976c8d4b16SJack F Vogel 	struct device	*dev;
39879c7b719SMarius Strobl 	struct cdev	*led_dev;
3998cfa0ad2SJack F Vogel 
4006c8d4b16SJack F Vogel 	struct resource *memory;
4016c8d4b16SJack F Vogel 	struct resource *flash;
4028ec87fc5SJack F Vogel 	struct resource *msix_mem;
4036c8d4b16SJack F Vogel 
4048ec87fc5SJack F Vogel 	struct resource	*res;
4058ec87fc5SJack F Vogel 	void		*tag;
4068ec87fc5SJack F Vogel 	u32		linkvec;
4078ec87fc5SJack F Vogel 	u32		ivars;
4086c8d4b16SJack F Vogel 
4096c8d4b16SJack F Vogel 	struct ifmedia	media;
4106c8d4b16SJack F Vogel 	struct callout	timer;
4118ec87fc5SJack F Vogel 	int		msix;
4126c8d4b16SJack F Vogel 	int		if_flags;
4136c8d4b16SJack F Vogel 	int		max_frame_size;
4146c8d4b16SJack F Vogel 	int		min_frame_size;
4156c8d4b16SJack F Vogel 	struct mtx	core_mtx;
4166c8d4b16SJack F Vogel 	int		em_insert_vlan_header;
4178ec87fc5SJack F Vogel 	u32		ims;
4188ec87fc5SJack F Vogel 	bool		in_detach;
4196c8d4b16SJack F Vogel 
4206c8d4b16SJack F Vogel 	/* Task for FAST handling */
4216c8d4b16SJack F Vogel 	struct task     link_task;
4228ec87fc5SJack F Vogel 	struct task     que_task;
4236c8d4b16SJack F Vogel 	struct taskqueue *tq;           /* private task queue */
4246c8d4b16SJack F Vogel 
4256c8d4b16SJack F Vogel 	eventhandler_tag vlan_attach;
4266c8d4b16SJack F Vogel 	eventhandler_tag vlan_detach;
4278ec87fc5SJack F Vogel 
4288ec87fc5SJack F Vogel 	u16	num_vlans;
42923c9098bSSean Bruno 	u8	num_queues;
4308ec87fc5SJack F Vogel 
4318ec87fc5SJack F Vogel         /*
4328ec87fc5SJack F Vogel          * Transmit rings:
4338ec87fc5SJack F Vogel          *      Allocated at run time, an array of rings.
4348ec87fc5SJack F Vogel          */
4358ec87fc5SJack F Vogel         struct tx_ring  *tx_rings;
4368ec87fc5SJack F Vogel         int             num_tx_desc;
4378ec87fc5SJack F Vogel         u32		txd_cmd;
4388ec87fc5SJack F Vogel 
4398ec87fc5SJack F Vogel         /*
4408ec87fc5SJack F Vogel          * Receive rings:
4418ec87fc5SJack F Vogel          *      Allocated at run time, an array of rings.
4428ec87fc5SJack F Vogel          */
4438ec87fc5SJack F Vogel         struct rx_ring  *rx_rings;
4448ec87fc5SJack F Vogel         int             num_rx_desc;
4458ec87fc5SJack F Vogel         u32             rx_process_limit;
4467deff7f9SJack F Vogel 	u32		rx_mbuf_sz;
4476c8d4b16SJack F Vogel 
4486c8d4b16SJack F Vogel 	/* Management and WOL features */
4496c8d4b16SJack F Vogel 	u32		wol;
4506c8d4b16SJack F Vogel 	bool		has_manage;
4516c8d4b16SJack F Vogel 	bool		has_amt;
4526c8d4b16SJack F Vogel 
453dd20cce1SPyun YongHyeon 	/* Multicast array memory */
454dd20cce1SPyun YongHyeon 	u8		*mta;
455d9f1a5aaSJack F Vogel 
4567deff7f9SJack F Vogel 	/*
4577deff7f9SJack F Vogel 	** Shadow VFTA table, this is needed because
4587deff7f9SJack F Vogel 	** the real vlan filter table gets cleared during
4597deff7f9SJack F Vogel 	** a soft reset and the driver needs to be able
4607deff7f9SJack F Vogel 	** to repopulate it.
4617deff7f9SJack F Vogel 	*/
4627deff7f9SJack F Vogel 	u32		shadow_vfta[EM_VFTA_SIZE];
4637deff7f9SJack F Vogel 
4647deff7f9SJack F Vogel 	/* Info about the interface */
465fd33ce41SJack F Vogel 	u16		link_active;
466fd33ce41SJack F Vogel 	u16		fc;
4677deff7f9SJack F Vogel 	u16		link_speed;
4687deff7f9SJack F Vogel 	u16		link_duplex;
4697deff7f9SJack F Vogel 	u32		smartspeed;
4707deff7f9SJack F Vogel 
4716c8d4b16SJack F Vogel 	struct em_int_delay_info tx_int_delay;
4726c8d4b16SJack F Vogel 	struct em_int_delay_info tx_abs_int_delay;
4736c8d4b16SJack F Vogel 	struct em_int_delay_info rx_int_delay;
4746c8d4b16SJack F Vogel 	struct em_int_delay_info rx_abs_int_delay;
4754dc07530SLuigi Rizzo 	struct em_int_delay_info tx_itr;
476a69ed8dfSJack F Vogel 
4778cfa0ad2SJack F Vogel 	/* Misc stats maintained by the driver */
4788cfa0ad2SJack F Vogel 	unsigned long	dropped_pkts;
479e12a9f25SMarius Strobl 	unsigned long	link_irq;
480e12a9f25SMarius Strobl 	unsigned long	mbuf_defrag_failed;
4818cfa0ad2SJack F Vogel 	unsigned long	no_tx_dma_setup;
482e12a9f25SMarius Strobl 	unsigned long	no_tx_map_avail;
4838cfa0ad2SJack F Vogel 	unsigned long	rx_overruns;
4848ec87fc5SJack F Vogel 	unsigned long	watchdog_events;
4858cfa0ad2SJack F Vogel 
4868cfa0ad2SJack F Vogel 	struct e1000_hw_stats stats;
4878cfa0ad2SJack F Vogel };
4888cfa0ad2SJack F Vogel 
4898ec87fc5SJack F Vogel /********************************************************************************
4908cfa0ad2SJack F Vogel  * vendor_info_array
4918cfa0ad2SJack F Vogel  *
4928cfa0ad2SJack F Vogel  * This array contains the list of Subvendor/Subdevice IDs on which the driver
4938cfa0ad2SJack F Vogel  * should load.
4948cfa0ad2SJack F Vogel  *
4958ec87fc5SJack F Vogel  ********************************************************************************/
4968cfa0ad2SJack F Vogel typedef struct _em_vendor_info_t {
4978cfa0ad2SJack F Vogel 	unsigned int vendor_id;
4988cfa0ad2SJack F Vogel 	unsigned int device_id;
4998cfa0ad2SJack F Vogel 	unsigned int subvendor_id;
5008cfa0ad2SJack F Vogel 	unsigned int subdevice_id;
5018cfa0ad2SJack F Vogel 	unsigned int index;
5028cfa0ad2SJack F Vogel } em_vendor_info_t;
5038cfa0ad2SJack F Vogel 
504b834dceaSSean Bruno struct em_txbuffer {
5058cfa0ad2SJack F Vogel 	int		next_eop;  /* Index of the desc to watch */
5068cfa0ad2SJack F Vogel         struct mbuf    *m_head;
5078cfa0ad2SJack F Vogel         bus_dmamap_t    map;         /* bus_dma map for packet */
5088cfa0ad2SJack F Vogel };
5098cfa0ad2SJack F Vogel 
510b834dceaSSean Bruno struct em_rxbuffer {
511b834dceaSSean Bruno 	int		next_eop;  /* Index of the desc to watch */
512b834dceaSSean Bruno         struct mbuf    *m_head;
513b834dceaSSean Bruno         bus_dmamap_t    map;         /* bus_dma map for packet */
514b834dceaSSean Bruno 	bus_addr_t	paddr;
515b834dceaSSean Bruno };
516b834dceaSSean Bruno 
517e61e0b91SJack F Vogel 
518e61e0b91SJack F Vogel /*
519e61e0b91SJack F Vogel ** Find the number of unrefreshed RX descriptors
520e61e0b91SJack F Vogel */
521e61e0b91SJack F Vogel static inline u16
522e61e0b91SJack F Vogel e1000_rx_unrefreshed(struct rx_ring *rxr)
523e61e0b91SJack F Vogel {
524e61e0b91SJack F Vogel 	struct adapter	*adapter = rxr->adapter;
525e61e0b91SJack F Vogel 
526e61e0b91SJack F Vogel 	if (rxr->next_to_check > rxr->next_to_refresh)
527e61e0b91SJack F Vogel 		return (rxr->next_to_check - rxr->next_to_refresh - 1);
528e61e0b91SJack F Vogel 	else
529e61e0b91SJack F Vogel 		return ((adapter->num_rx_desc + rxr->next_to_check) -
530e61e0b91SJack F Vogel 		    rxr->next_to_refresh - 1);
531e61e0b91SJack F Vogel }
532e61e0b91SJack F Vogel 
5338cfa0ad2SJack F Vogel #define	EM_CORE_LOCK_INIT(_sc, _name) \
5348cfa0ad2SJack F Vogel 	mtx_init(&(_sc)->core_mtx, _name, "EM Core Lock", MTX_DEF)
5358cfa0ad2SJack F Vogel #define	EM_TX_LOCK_INIT(_sc, _name) \
5368cfa0ad2SJack F Vogel 	mtx_init(&(_sc)->tx_mtx, _name, "EM TX Lock", MTX_DEF)
5378cfa0ad2SJack F Vogel #define	EM_RX_LOCK_INIT(_sc, _name) \
5388cfa0ad2SJack F Vogel 	mtx_init(&(_sc)->rx_mtx, _name, "EM RX Lock", MTX_DEF)
5398cfa0ad2SJack F Vogel #define	EM_CORE_LOCK_DESTROY(_sc)	mtx_destroy(&(_sc)->core_mtx)
5408cfa0ad2SJack F Vogel #define	EM_TX_LOCK_DESTROY(_sc)		mtx_destroy(&(_sc)->tx_mtx)
5418cfa0ad2SJack F Vogel #define	EM_RX_LOCK_DESTROY(_sc)		mtx_destroy(&(_sc)->rx_mtx)
5428cfa0ad2SJack F Vogel #define	EM_CORE_LOCK(_sc)		mtx_lock(&(_sc)->core_mtx)
5438cfa0ad2SJack F Vogel #define	EM_TX_LOCK(_sc)			mtx_lock(&(_sc)->tx_mtx)
544f2502470SKip Macy #define	EM_TX_TRYLOCK(_sc)		mtx_trylock(&(_sc)->tx_mtx)
5458cfa0ad2SJack F Vogel #define	EM_RX_LOCK(_sc)			mtx_lock(&(_sc)->rx_mtx)
5468cfa0ad2SJack F Vogel #define	EM_CORE_UNLOCK(_sc)		mtx_unlock(&(_sc)->core_mtx)
5478cfa0ad2SJack F Vogel #define	EM_TX_UNLOCK(_sc)		mtx_unlock(&(_sc)->tx_mtx)
5488cfa0ad2SJack F Vogel #define	EM_RX_UNLOCK(_sc)		mtx_unlock(&(_sc)->rx_mtx)
5498cfa0ad2SJack F Vogel #define	EM_CORE_LOCK_ASSERT(_sc)	mtx_assert(&(_sc)->core_mtx, MA_OWNED)
5508cfa0ad2SJack F Vogel #define	EM_TX_LOCK_ASSERT(_sc)		mtx_assert(&(_sc)->tx_mtx, MA_OWNED)
55191ce5735SJack F Vogel #define	EM_RX_LOCK_ASSERT(_sc)		mtx_assert(&(_sc)->rx_mtx, MA_OWNED)
5528cfa0ad2SJack F Vogel 
553b834dceaSSean Bruno #define EM_RSSRK_SIZE	4
554b834dceaSSean Bruno #define EM_RSSRK_VAL(key, i)		(key[(i) * EM_RSSRK_SIZE] | \
555b834dceaSSean Bruno 					 key[(i) * EM_RSSRK_SIZE + 1] << 8 | \
556b834dceaSSean Bruno 					 key[(i) * EM_RSSRK_SIZE + 2] << 16 | \
557b834dceaSSean Bruno 					 key[(i) * EM_RSSRK_SIZE + 3] << 24)
5588cfa0ad2SJack F Vogel #endif /* _EM_H_DEFINED_ */
559