1 /*- 2 * SPDX-License-Identifier: BSD-2-Clause-FreeBSD 3 * 4 * Copyright (c) 2003 Stuart Walsh<stu@ipng.org.uk> 5 * and Duncan Barclay<dmlb@dmlb.org> 6 * 7 * Redistribution and use in source and binary forms, with or without 8 * modification, are permitted provided that the following conditions 9 * are met: 10 * 1. Redistributions of source code must retain the above copyright 11 * notice, this list of conditions and the following disclaimer. 12 * 2. Redistributions in binary form must reproduce the above copyright 13 * notice, this list of conditions and the following disclaimer in the 14 * documentation and/or other materials provided with the distribution. 15 * 16 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS 'AS IS' AND 17 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 18 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 19 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE 20 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 21 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 22 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 23 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 24 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 25 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 26 * SUCH DAMAGE. 27 */ 28 29 30 #include <sys/cdefs.h> 31 __FBSDID("$FreeBSD$"); 32 33 #include <sys/param.h> 34 #include <sys/systm.h> 35 #include <sys/bus.h> 36 #include <sys/endian.h> 37 #include <sys/kernel.h> 38 #include <sys/malloc.h> 39 #include <sys/mbuf.h> 40 #include <sys/module.h> 41 #include <sys/rman.h> 42 #include <sys/socket.h> 43 #include <sys/sockio.h> 44 #include <sys/sysctl.h> 45 46 #include <net/bpf.h> 47 #include <net/if.h> 48 #include <net/if_var.h> 49 #include <net/ethernet.h> 50 #include <net/if_dl.h> 51 #include <net/if_media.h> 52 #include <net/if_types.h> 53 #include <net/if_vlan_var.h> 54 55 #include <dev/mii/mii.h> 56 #include <dev/mii/miivar.h> 57 58 #include <dev/pci/pcireg.h> 59 #include <dev/pci/pcivar.h> 60 61 #include <machine/bus.h> 62 63 #include <dev/bfe/if_bfereg.h> 64 65 MODULE_DEPEND(bfe, pci, 1, 1, 1); 66 MODULE_DEPEND(bfe, ether, 1, 1, 1); 67 MODULE_DEPEND(bfe, miibus, 1, 1, 1); 68 69 /* "device miibus" required. See GENERIC if you get errors here. */ 70 #include "miibus_if.h" 71 72 #define BFE_DEVDESC_MAX 64 /* Maximum device description length */ 73 74 static struct bfe_type bfe_devs[] = { 75 { BCOM_VENDORID, BCOM_DEVICEID_BCM4401, 76 "Broadcom BCM4401 Fast Ethernet" }, 77 { BCOM_VENDORID, BCOM_DEVICEID_BCM4401B0, 78 "Broadcom BCM4401-B0 Fast Ethernet" }, 79 { 0, 0, NULL } 80 }; 81 82 static int bfe_probe (device_t); 83 static int bfe_attach (device_t); 84 static int bfe_detach (device_t); 85 static int bfe_suspend (device_t); 86 static int bfe_resume (device_t); 87 static void bfe_release_resources (struct bfe_softc *); 88 static void bfe_intr (void *); 89 static int bfe_encap (struct bfe_softc *, struct mbuf **); 90 static void bfe_start (struct ifnet *); 91 static void bfe_start_locked (struct ifnet *); 92 static int bfe_ioctl (struct ifnet *, u_long, caddr_t); 93 static void bfe_init (void *); 94 static void bfe_init_locked (void *); 95 static void bfe_stop (struct bfe_softc *); 96 static void bfe_watchdog (struct bfe_softc *); 97 static int bfe_shutdown (device_t); 98 static void bfe_tick (void *); 99 static void bfe_txeof (struct bfe_softc *); 100 static void bfe_rxeof (struct bfe_softc *); 101 static void bfe_set_rx_mode (struct bfe_softc *); 102 static int bfe_list_rx_init (struct bfe_softc *); 103 static void bfe_list_tx_init (struct bfe_softc *); 104 static void bfe_discard_buf (struct bfe_softc *, int); 105 static int bfe_list_newbuf (struct bfe_softc *, int); 106 static void bfe_rx_ring_free (struct bfe_softc *); 107 108 static void bfe_pci_setup (struct bfe_softc *, u_int32_t); 109 static int bfe_ifmedia_upd (struct ifnet *); 110 static void bfe_ifmedia_sts (struct ifnet *, struct ifmediareq *); 111 static int bfe_miibus_readreg (device_t, int, int); 112 static int bfe_miibus_writereg (device_t, int, int, int); 113 static void bfe_miibus_statchg (device_t); 114 static int bfe_wait_bit (struct bfe_softc *, u_int32_t, u_int32_t, 115 u_long, const int); 116 static void bfe_get_config (struct bfe_softc *sc); 117 static void bfe_read_eeprom (struct bfe_softc *, u_int8_t *); 118 static void bfe_stats_update (struct bfe_softc *); 119 static void bfe_clear_stats (struct bfe_softc *); 120 static int bfe_readphy (struct bfe_softc *, u_int32_t, u_int32_t*); 121 static int bfe_writephy (struct bfe_softc *, u_int32_t, u_int32_t); 122 static int bfe_resetphy (struct bfe_softc *); 123 static int bfe_setupphy (struct bfe_softc *); 124 static void bfe_chip_reset (struct bfe_softc *); 125 static void bfe_chip_halt (struct bfe_softc *); 126 static void bfe_core_reset (struct bfe_softc *); 127 static void bfe_core_disable (struct bfe_softc *); 128 static int bfe_dma_alloc (struct bfe_softc *); 129 static void bfe_dma_free (struct bfe_softc *sc); 130 static void bfe_dma_map (void *, bus_dma_segment_t *, int, int); 131 static void bfe_cam_write (struct bfe_softc *, u_char *, int); 132 static int sysctl_bfe_stats (SYSCTL_HANDLER_ARGS); 133 134 static device_method_t bfe_methods[] = { 135 /* Device interface */ 136 DEVMETHOD(device_probe, bfe_probe), 137 DEVMETHOD(device_attach, bfe_attach), 138 DEVMETHOD(device_detach, bfe_detach), 139 DEVMETHOD(device_shutdown, bfe_shutdown), 140 DEVMETHOD(device_suspend, bfe_suspend), 141 DEVMETHOD(device_resume, bfe_resume), 142 143 /* MII interface */ 144 DEVMETHOD(miibus_readreg, bfe_miibus_readreg), 145 DEVMETHOD(miibus_writereg, bfe_miibus_writereg), 146 DEVMETHOD(miibus_statchg, bfe_miibus_statchg), 147 148 DEVMETHOD_END 149 }; 150 151 static driver_t bfe_driver = { 152 "bfe", 153 bfe_methods, 154 sizeof(struct bfe_softc) 155 }; 156 157 static devclass_t bfe_devclass; 158 159 DRIVER_MODULE(bfe, pci, bfe_driver, bfe_devclass, 0, 0); 160 DRIVER_MODULE(miibus, bfe, miibus_driver, miibus_devclass, 0, 0); 161 162 /* 163 * Probe for a Broadcom 4401 chip. 164 */ 165 static int 166 bfe_probe(device_t dev) 167 { 168 struct bfe_type *t; 169 170 t = bfe_devs; 171 172 while (t->bfe_name != NULL) { 173 if (pci_get_vendor(dev) == t->bfe_vid && 174 pci_get_device(dev) == t->bfe_did) { 175 device_set_desc(dev, t->bfe_name); 176 return (BUS_PROBE_DEFAULT); 177 } 178 t++; 179 } 180 181 return (ENXIO); 182 } 183 184 struct bfe_dmamap_arg { 185 bus_addr_t bfe_busaddr; 186 }; 187 188 static int 189 bfe_dma_alloc(struct bfe_softc *sc) 190 { 191 struct bfe_dmamap_arg ctx; 192 struct bfe_rx_data *rd; 193 struct bfe_tx_data *td; 194 int error, i; 195 196 /* 197 * parent tag. Apparently the chip cannot handle any DMA address 198 * greater than 1GB. 199 */ 200 error = bus_dma_tag_create(bus_get_dma_tag(sc->bfe_dev), /* parent */ 201 1, 0, /* alignment, boundary */ 202 BFE_DMA_MAXADDR, /* lowaddr */ 203 BUS_SPACE_MAXADDR, /* highaddr */ 204 NULL, NULL, /* filter, filterarg */ 205 BUS_SPACE_MAXSIZE_32BIT, /* maxsize */ 206 0, /* nsegments */ 207 BUS_SPACE_MAXSIZE_32BIT, /* maxsegsize */ 208 0, /* flags */ 209 NULL, NULL, /* lockfunc, lockarg */ 210 &sc->bfe_parent_tag); 211 if (error != 0) { 212 device_printf(sc->bfe_dev, "cannot create parent DMA tag.\n"); 213 goto fail; 214 } 215 216 /* Create tag for Tx ring. */ 217 error = bus_dma_tag_create(sc->bfe_parent_tag, /* parent */ 218 BFE_TX_RING_ALIGN, 0, /* alignment, boundary */ 219 BUS_SPACE_MAXADDR, /* lowaddr */ 220 BUS_SPACE_MAXADDR, /* highaddr */ 221 NULL, NULL, /* filter, filterarg */ 222 BFE_TX_LIST_SIZE, /* maxsize */ 223 1, /* nsegments */ 224 BFE_TX_LIST_SIZE, /* maxsegsize */ 225 0, /* flags */ 226 NULL, NULL, /* lockfunc, lockarg */ 227 &sc->bfe_tx_tag); 228 if (error != 0) { 229 device_printf(sc->bfe_dev, "cannot create Tx ring DMA tag.\n"); 230 goto fail; 231 } 232 233 /* Create tag for Rx ring. */ 234 error = bus_dma_tag_create(sc->bfe_parent_tag, /* parent */ 235 BFE_RX_RING_ALIGN, 0, /* alignment, boundary */ 236 BUS_SPACE_MAXADDR, /* lowaddr */ 237 BUS_SPACE_MAXADDR, /* highaddr */ 238 NULL, NULL, /* filter, filterarg */ 239 BFE_RX_LIST_SIZE, /* maxsize */ 240 1, /* nsegments */ 241 BFE_RX_LIST_SIZE, /* maxsegsize */ 242 0, /* flags */ 243 NULL, NULL, /* lockfunc, lockarg */ 244 &sc->bfe_rx_tag); 245 if (error != 0) { 246 device_printf(sc->bfe_dev, "cannot create Rx ring DMA tag.\n"); 247 goto fail; 248 } 249 250 /* Create tag for Tx buffers. */ 251 error = bus_dma_tag_create(sc->bfe_parent_tag, /* parent */ 252 1, 0, /* alignment, boundary */ 253 BUS_SPACE_MAXADDR, /* lowaddr */ 254 BUS_SPACE_MAXADDR, /* highaddr */ 255 NULL, NULL, /* filter, filterarg */ 256 MCLBYTES * BFE_MAXTXSEGS, /* maxsize */ 257 BFE_MAXTXSEGS, /* nsegments */ 258 MCLBYTES, /* maxsegsize */ 259 0, /* flags */ 260 NULL, NULL, /* lockfunc, lockarg */ 261 &sc->bfe_txmbuf_tag); 262 if (error != 0) { 263 device_printf(sc->bfe_dev, 264 "cannot create Tx buffer DMA tag.\n"); 265 goto fail; 266 } 267 268 /* Create tag for Rx buffers. */ 269 error = bus_dma_tag_create(sc->bfe_parent_tag, /* parent */ 270 1, 0, /* alignment, boundary */ 271 BUS_SPACE_MAXADDR, /* lowaddr */ 272 BUS_SPACE_MAXADDR, /* highaddr */ 273 NULL, NULL, /* filter, filterarg */ 274 MCLBYTES, /* maxsize */ 275 1, /* nsegments */ 276 MCLBYTES, /* maxsegsize */ 277 0, /* flags */ 278 NULL, NULL, /* lockfunc, lockarg */ 279 &sc->bfe_rxmbuf_tag); 280 if (error != 0) { 281 device_printf(sc->bfe_dev, 282 "cannot create Rx buffer DMA tag.\n"); 283 goto fail; 284 } 285 286 /* Allocate DMA'able memory and load DMA map. */ 287 error = bus_dmamem_alloc(sc->bfe_tx_tag, (void *)&sc->bfe_tx_list, 288 BUS_DMA_WAITOK | BUS_DMA_ZERO | BUS_DMA_COHERENT, &sc->bfe_tx_map); 289 if (error != 0) { 290 device_printf(sc->bfe_dev, 291 "cannot allocate DMA'able memory for Tx ring.\n"); 292 goto fail; 293 } 294 ctx.bfe_busaddr = 0; 295 error = bus_dmamap_load(sc->bfe_tx_tag, sc->bfe_tx_map, 296 sc->bfe_tx_list, BFE_TX_LIST_SIZE, bfe_dma_map, &ctx, 297 BUS_DMA_NOWAIT); 298 if (error != 0 || ctx.bfe_busaddr == 0) { 299 device_printf(sc->bfe_dev, 300 "cannot load DMA'able memory for Tx ring.\n"); 301 goto fail; 302 } 303 sc->bfe_tx_dma = BFE_ADDR_LO(ctx.bfe_busaddr); 304 305 error = bus_dmamem_alloc(sc->bfe_rx_tag, (void *)&sc->bfe_rx_list, 306 BUS_DMA_WAITOK | BUS_DMA_ZERO | BUS_DMA_COHERENT, &sc->bfe_rx_map); 307 if (error != 0) { 308 device_printf(sc->bfe_dev, 309 "cannot allocate DMA'able memory for Rx ring.\n"); 310 goto fail; 311 } 312 ctx.bfe_busaddr = 0; 313 error = bus_dmamap_load(sc->bfe_rx_tag, sc->bfe_rx_map, 314 sc->bfe_rx_list, BFE_RX_LIST_SIZE, bfe_dma_map, &ctx, 315 BUS_DMA_NOWAIT); 316 if (error != 0 || ctx.bfe_busaddr == 0) { 317 device_printf(sc->bfe_dev, 318 "cannot load DMA'able memory for Rx ring.\n"); 319 goto fail; 320 } 321 sc->bfe_rx_dma = BFE_ADDR_LO(ctx.bfe_busaddr); 322 323 /* Create DMA maps for Tx buffers. */ 324 for (i = 0; i < BFE_TX_LIST_CNT; i++) { 325 td = &sc->bfe_tx_ring[i]; 326 td->bfe_mbuf = NULL; 327 td->bfe_map = NULL; 328 error = bus_dmamap_create(sc->bfe_txmbuf_tag, 0, &td->bfe_map); 329 if (error != 0) { 330 device_printf(sc->bfe_dev, 331 "cannot create DMA map for Tx.\n"); 332 goto fail; 333 } 334 } 335 336 /* Create spare DMA map for Rx buffers. */ 337 error = bus_dmamap_create(sc->bfe_rxmbuf_tag, 0, &sc->bfe_rx_sparemap); 338 if (error != 0) { 339 device_printf(sc->bfe_dev, "cannot create spare DMA map for Rx.\n"); 340 goto fail; 341 } 342 /* Create DMA maps for Rx buffers. */ 343 for (i = 0; i < BFE_RX_LIST_CNT; i++) { 344 rd = &sc->bfe_rx_ring[i]; 345 rd->bfe_mbuf = NULL; 346 rd->bfe_map = NULL; 347 rd->bfe_ctrl = 0; 348 error = bus_dmamap_create(sc->bfe_rxmbuf_tag, 0, &rd->bfe_map); 349 if (error != 0) { 350 device_printf(sc->bfe_dev, 351 "cannot create DMA map for Rx.\n"); 352 goto fail; 353 } 354 } 355 356 fail: 357 return (error); 358 } 359 360 static void 361 bfe_dma_free(struct bfe_softc *sc) 362 { 363 struct bfe_tx_data *td; 364 struct bfe_rx_data *rd; 365 int i; 366 367 /* Tx ring. */ 368 if (sc->bfe_tx_tag != NULL) { 369 if (sc->bfe_tx_dma != 0) 370 bus_dmamap_unload(sc->bfe_tx_tag, sc->bfe_tx_map); 371 if (sc->bfe_tx_list != NULL) 372 bus_dmamem_free(sc->bfe_tx_tag, sc->bfe_tx_list, 373 sc->bfe_tx_map); 374 sc->bfe_tx_dma = 0; 375 sc->bfe_tx_list = NULL; 376 bus_dma_tag_destroy(sc->bfe_tx_tag); 377 sc->bfe_tx_tag = NULL; 378 } 379 380 /* Rx ring. */ 381 if (sc->bfe_rx_tag != NULL) { 382 if (sc->bfe_rx_dma != 0) 383 bus_dmamap_unload(sc->bfe_rx_tag, sc->bfe_rx_map); 384 if (sc->bfe_rx_list != NULL) 385 bus_dmamem_free(sc->bfe_rx_tag, sc->bfe_rx_list, 386 sc->bfe_rx_map); 387 sc->bfe_rx_dma = 0; 388 sc->bfe_rx_list = NULL; 389 bus_dma_tag_destroy(sc->bfe_rx_tag); 390 sc->bfe_rx_tag = NULL; 391 } 392 393 /* Tx buffers. */ 394 if (sc->bfe_txmbuf_tag != NULL) { 395 for (i = 0; i < BFE_TX_LIST_CNT; i++) { 396 td = &sc->bfe_tx_ring[i]; 397 if (td->bfe_map != NULL) { 398 bus_dmamap_destroy(sc->bfe_txmbuf_tag, 399 td->bfe_map); 400 td->bfe_map = NULL; 401 } 402 } 403 bus_dma_tag_destroy(sc->bfe_txmbuf_tag); 404 sc->bfe_txmbuf_tag = NULL; 405 } 406 407 /* Rx buffers. */ 408 if (sc->bfe_rxmbuf_tag != NULL) { 409 for (i = 0; i < BFE_RX_LIST_CNT; i++) { 410 rd = &sc->bfe_rx_ring[i]; 411 if (rd->bfe_map != NULL) { 412 bus_dmamap_destroy(sc->bfe_rxmbuf_tag, 413 rd->bfe_map); 414 rd->bfe_map = NULL; 415 } 416 } 417 if (sc->bfe_rx_sparemap != NULL) { 418 bus_dmamap_destroy(sc->bfe_rxmbuf_tag, 419 sc->bfe_rx_sparemap); 420 sc->bfe_rx_sparemap = NULL; 421 } 422 bus_dma_tag_destroy(sc->bfe_rxmbuf_tag); 423 sc->bfe_rxmbuf_tag = NULL; 424 } 425 426 if (sc->bfe_parent_tag != NULL) { 427 bus_dma_tag_destroy(sc->bfe_parent_tag); 428 sc->bfe_parent_tag = NULL; 429 } 430 } 431 432 static int 433 bfe_attach(device_t dev) 434 { 435 struct ifnet *ifp = NULL; 436 struct bfe_softc *sc; 437 int error = 0, rid; 438 439 sc = device_get_softc(dev); 440 mtx_init(&sc->bfe_mtx, device_get_nameunit(dev), MTX_NETWORK_LOCK, 441 MTX_DEF); 442 callout_init_mtx(&sc->bfe_stat_co, &sc->bfe_mtx, 0); 443 444 sc->bfe_dev = dev; 445 446 /* 447 * Map control/status registers. 448 */ 449 pci_enable_busmaster(dev); 450 451 rid = PCIR_BAR(0); 452 sc->bfe_res = bus_alloc_resource_any(dev, SYS_RES_MEMORY, &rid, 453 RF_ACTIVE); 454 if (sc->bfe_res == NULL) { 455 device_printf(dev, "couldn't map memory\n"); 456 error = ENXIO; 457 goto fail; 458 } 459 460 /* Allocate interrupt */ 461 rid = 0; 462 463 sc->bfe_irq = bus_alloc_resource_any(dev, SYS_RES_IRQ, &rid, 464 RF_SHAREABLE | RF_ACTIVE); 465 if (sc->bfe_irq == NULL) { 466 device_printf(dev, "couldn't map interrupt\n"); 467 error = ENXIO; 468 goto fail; 469 } 470 471 if (bfe_dma_alloc(sc) != 0) { 472 device_printf(dev, "failed to allocate DMA resources\n"); 473 error = ENXIO; 474 goto fail; 475 } 476 477 SYSCTL_ADD_PROC(device_get_sysctl_ctx(dev), 478 SYSCTL_CHILDREN(device_get_sysctl_tree(dev)), OID_AUTO, 479 "stats", CTLTYPE_INT | CTLFLAG_RW, sc, 0, sysctl_bfe_stats, 480 "I", "Statistics"); 481 482 /* Set up ifnet structure */ 483 ifp = sc->bfe_ifp = if_alloc(IFT_ETHER); 484 if (ifp == NULL) { 485 device_printf(dev, "failed to if_alloc()\n"); 486 error = ENOSPC; 487 goto fail; 488 } 489 ifp->if_softc = sc; 490 if_initname(ifp, device_get_name(dev), device_get_unit(dev)); 491 ifp->if_flags = IFF_BROADCAST | IFF_SIMPLEX | IFF_MULTICAST; 492 ifp->if_ioctl = bfe_ioctl; 493 ifp->if_start = bfe_start; 494 ifp->if_init = bfe_init; 495 IFQ_SET_MAXLEN(&ifp->if_snd, BFE_TX_QLEN); 496 ifp->if_snd.ifq_drv_maxlen = BFE_TX_QLEN; 497 IFQ_SET_READY(&ifp->if_snd); 498 499 bfe_get_config(sc); 500 501 /* Reset the chip and turn on the PHY */ 502 BFE_LOCK(sc); 503 bfe_chip_reset(sc); 504 BFE_UNLOCK(sc); 505 506 error = mii_attach(dev, &sc->bfe_miibus, ifp, bfe_ifmedia_upd, 507 bfe_ifmedia_sts, BMSR_DEFCAPMASK, sc->bfe_phyaddr, MII_OFFSET_ANY, 508 0); 509 if (error != 0) { 510 device_printf(dev, "attaching PHYs failed\n"); 511 goto fail; 512 } 513 514 ether_ifattach(ifp, sc->bfe_enaddr); 515 516 /* 517 * Tell the upper layer(s) we support long frames. 518 */ 519 ifp->if_hdrlen = sizeof(struct ether_vlan_header); 520 ifp->if_capabilities |= IFCAP_VLAN_MTU; 521 ifp->if_capenable |= IFCAP_VLAN_MTU; 522 523 /* 524 * Hook interrupt last to avoid having to lock softc 525 */ 526 error = bus_setup_intr(dev, sc->bfe_irq, INTR_TYPE_NET | INTR_MPSAFE, 527 NULL, bfe_intr, sc, &sc->bfe_intrhand); 528 529 if (error) { 530 device_printf(dev, "couldn't set up irq\n"); 531 goto fail; 532 } 533 fail: 534 if (error != 0) 535 bfe_detach(dev); 536 return (error); 537 } 538 539 static int 540 bfe_detach(device_t dev) 541 { 542 struct bfe_softc *sc; 543 struct ifnet *ifp; 544 545 sc = device_get_softc(dev); 546 547 ifp = sc->bfe_ifp; 548 549 if (device_is_attached(dev)) { 550 BFE_LOCK(sc); 551 sc->bfe_flags |= BFE_FLAG_DETACH; 552 bfe_stop(sc); 553 BFE_UNLOCK(sc); 554 callout_drain(&sc->bfe_stat_co); 555 if (ifp != NULL) 556 ether_ifdetach(ifp); 557 } 558 559 BFE_LOCK(sc); 560 bfe_chip_reset(sc); 561 BFE_UNLOCK(sc); 562 563 bus_generic_detach(dev); 564 if (sc->bfe_miibus != NULL) 565 device_delete_child(dev, sc->bfe_miibus); 566 567 bfe_release_resources(sc); 568 bfe_dma_free(sc); 569 mtx_destroy(&sc->bfe_mtx); 570 571 return (0); 572 } 573 574 /* 575 * Stop all chip I/O so that the kernel's probe routines don't 576 * get confused by errant DMAs when rebooting. 577 */ 578 static int 579 bfe_shutdown(device_t dev) 580 { 581 struct bfe_softc *sc; 582 583 sc = device_get_softc(dev); 584 BFE_LOCK(sc); 585 bfe_stop(sc); 586 587 BFE_UNLOCK(sc); 588 589 return (0); 590 } 591 592 static int 593 bfe_suspend(device_t dev) 594 { 595 struct bfe_softc *sc; 596 597 sc = device_get_softc(dev); 598 BFE_LOCK(sc); 599 bfe_stop(sc); 600 BFE_UNLOCK(sc); 601 602 return (0); 603 } 604 605 static int 606 bfe_resume(device_t dev) 607 { 608 struct bfe_softc *sc; 609 struct ifnet *ifp; 610 611 sc = device_get_softc(dev); 612 ifp = sc->bfe_ifp; 613 BFE_LOCK(sc); 614 bfe_chip_reset(sc); 615 if (ifp->if_flags & IFF_UP) { 616 bfe_init_locked(sc); 617 if (ifp->if_drv_flags & IFF_DRV_RUNNING && 618 !IFQ_DRV_IS_EMPTY(&ifp->if_snd)) 619 bfe_start_locked(ifp); 620 } 621 BFE_UNLOCK(sc); 622 623 return (0); 624 } 625 626 static int 627 bfe_miibus_readreg(device_t dev, int phy, int reg) 628 { 629 struct bfe_softc *sc; 630 u_int32_t ret; 631 632 sc = device_get_softc(dev); 633 bfe_readphy(sc, reg, &ret); 634 635 return (ret); 636 } 637 638 static int 639 bfe_miibus_writereg(device_t dev, int phy, int reg, int val) 640 { 641 struct bfe_softc *sc; 642 643 sc = device_get_softc(dev); 644 bfe_writephy(sc, reg, val); 645 646 return (0); 647 } 648 649 static void 650 bfe_miibus_statchg(device_t dev) 651 { 652 struct bfe_softc *sc; 653 struct mii_data *mii; 654 u_int32_t val, flow; 655 656 sc = device_get_softc(dev); 657 mii = device_get_softc(sc->bfe_miibus); 658 659 sc->bfe_flags &= ~BFE_FLAG_LINK; 660 if ((mii->mii_media_status & (IFM_ACTIVE | IFM_AVALID)) == 661 (IFM_ACTIVE | IFM_AVALID)) { 662 switch (IFM_SUBTYPE(mii->mii_media_active)) { 663 case IFM_10_T: 664 case IFM_100_TX: 665 sc->bfe_flags |= BFE_FLAG_LINK; 666 break; 667 default: 668 break; 669 } 670 } 671 672 /* XXX Should stop Rx/Tx engine prior to touching MAC. */ 673 val = CSR_READ_4(sc, BFE_TX_CTRL); 674 val &= ~BFE_TX_DUPLEX; 675 if ((IFM_OPTIONS(mii->mii_media_active) & IFM_FDX) != 0) { 676 val |= BFE_TX_DUPLEX; 677 flow = 0; 678 #ifdef notyet 679 flow = CSR_READ_4(sc, BFE_RXCONF); 680 flow &= ~BFE_RXCONF_FLOW; 681 if ((IFM_OPTIONS(sc->sc_mii->mii_media_active) & 682 IFM_ETH_RXPAUSE) != 0) 683 flow |= BFE_RXCONF_FLOW; 684 CSR_WRITE_4(sc, BFE_RXCONF, flow); 685 /* 686 * It seems that the hardware has Tx pause issues 687 * so enable only Rx pause. 688 */ 689 flow = CSR_READ_4(sc, BFE_MAC_FLOW); 690 flow &= ~BFE_FLOW_PAUSE_ENAB; 691 CSR_WRITE_4(sc, BFE_MAC_FLOW, flow); 692 #endif 693 } 694 CSR_WRITE_4(sc, BFE_TX_CTRL, val); 695 } 696 697 static void 698 bfe_tx_ring_free(struct bfe_softc *sc) 699 { 700 int i; 701 702 for(i = 0; i < BFE_TX_LIST_CNT; i++) { 703 if (sc->bfe_tx_ring[i].bfe_mbuf != NULL) { 704 bus_dmamap_sync(sc->bfe_txmbuf_tag, 705 sc->bfe_tx_ring[i].bfe_map, BUS_DMASYNC_POSTWRITE); 706 bus_dmamap_unload(sc->bfe_txmbuf_tag, 707 sc->bfe_tx_ring[i].bfe_map); 708 m_freem(sc->bfe_tx_ring[i].bfe_mbuf); 709 sc->bfe_tx_ring[i].bfe_mbuf = NULL; 710 } 711 } 712 bzero(sc->bfe_tx_list, BFE_TX_LIST_SIZE); 713 bus_dmamap_sync(sc->bfe_tx_tag, sc->bfe_tx_map, 714 BUS_DMASYNC_PREREAD | BUS_DMASYNC_PREWRITE); 715 } 716 717 static void 718 bfe_rx_ring_free(struct bfe_softc *sc) 719 { 720 int i; 721 722 for (i = 0; i < BFE_RX_LIST_CNT; i++) { 723 if (sc->bfe_rx_ring[i].bfe_mbuf != NULL) { 724 bus_dmamap_sync(sc->bfe_rxmbuf_tag, 725 sc->bfe_rx_ring[i].bfe_map, BUS_DMASYNC_POSTREAD); 726 bus_dmamap_unload(sc->bfe_rxmbuf_tag, 727 sc->bfe_rx_ring[i].bfe_map); 728 m_freem(sc->bfe_rx_ring[i].bfe_mbuf); 729 sc->bfe_rx_ring[i].bfe_mbuf = NULL; 730 } 731 } 732 bzero(sc->bfe_rx_list, BFE_RX_LIST_SIZE); 733 bus_dmamap_sync(sc->bfe_rx_tag, sc->bfe_rx_map, 734 BUS_DMASYNC_PREREAD | BUS_DMASYNC_PREWRITE); 735 } 736 737 static int 738 bfe_list_rx_init(struct bfe_softc *sc) 739 { 740 struct bfe_rx_data *rd; 741 int i; 742 743 sc->bfe_rx_prod = sc->bfe_rx_cons = 0; 744 bzero(sc->bfe_rx_list, BFE_RX_LIST_SIZE); 745 for (i = 0; i < BFE_RX_LIST_CNT; i++) { 746 rd = &sc->bfe_rx_ring[i]; 747 rd->bfe_mbuf = NULL; 748 rd->bfe_ctrl = 0; 749 if (bfe_list_newbuf(sc, i) != 0) 750 return (ENOBUFS); 751 } 752 753 bus_dmamap_sync(sc->bfe_rx_tag, sc->bfe_rx_map, 754 BUS_DMASYNC_PREREAD | BUS_DMASYNC_PREWRITE); 755 CSR_WRITE_4(sc, BFE_DMARX_PTR, (i * sizeof(struct bfe_desc))); 756 757 return (0); 758 } 759 760 static void 761 bfe_list_tx_init(struct bfe_softc *sc) 762 { 763 int i; 764 765 sc->bfe_tx_cnt = sc->bfe_tx_prod = sc->bfe_tx_cons = 0; 766 bzero(sc->bfe_tx_list, BFE_TX_LIST_SIZE); 767 for (i = 0; i < BFE_TX_LIST_CNT; i++) 768 sc->bfe_tx_ring[i].bfe_mbuf = NULL; 769 770 bus_dmamap_sync(sc->bfe_tx_tag, sc->bfe_tx_map, 771 BUS_DMASYNC_PREREAD | BUS_DMASYNC_PREWRITE); 772 } 773 774 static void 775 bfe_discard_buf(struct bfe_softc *sc, int c) 776 { 777 struct bfe_rx_data *r; 778 struct bfe_desc *d; 779 780 r = &sc->bfe_rx_ring[c]; 781 d = &sc->bfe_rx_list[c]; 782 d->bfe_ctrl = htole32(r->bfe_ctrl); 783 } 784 785 static int 786 bfe_list_newbuf(struct bfe_softc *sc, int c) 787 { 788 struct bfe_rxheader *rx_header; 789 struct bfe_desc *d; 790 struct bfe_rx_data *r; 791 struct mbuf *m; 792 bus_dma_segment_t segs[1]; 793 bus_dmamap_t map; 794 u_int32_t ctrl; 795 int nsegs; 796 797 m = m_getcl(M_NOWAIT, MT_DATA, M_PKTHDR); 798 if (m == NULL) 799 return (ENOBUFS); 800 m->m_len = m->m_pkthdr.len = MCLBYTES; 801 802 if (bus_dmamap_load_mbuf_sg(sc->bfe_rxmbuf_tag, sc->bfe_rx_sparemap, 803 m, segs, &nsegs, 0) != 0) { 804 m_freem(m); 805 return (ENOBUFS); 806 } 807 808 KASSERT(nsegs == 1, ("%s: %d segments returned!", __func__, nsegs)); 809 r = &sc->bfe_rx_ring[c]; 810 if (r->bfe_mbuf != NULL) { 811 bus_dmamap_sync(sc->bfe_rxmbuf_tag, r->bfe_map, 812 BUS_DMASYNC_POSTREAD); 813 bus_dmamap_unload(sc->bfe_rxmbuf_tag, r->bfe_map); 814 } 815 map = r->bfe_map; 816 r->bfe_map = sc->bfe_rx_sparemap; 817 sc->bfe_rx_sparemap = map; 818 r->bfe_mbuf = m; 819 820 rx_header = mtod(m, struct bfe_rxheader *); 821 rx_header->len = 0; 822 rx_header->flags = 0; 823 bus_dmamap_sync(sc->bfe_rxmbuf_tag, r->bfe_map, BUS_DMASYNC_PREREAD); 824 825 ctrl = segs[0].ds_len & BFE_DESC_LEN; 826 KASSERT(ctrl > ETHER_MAX_LEN + 32, ("%s: buffer size too small(%d)!", 827 __func__, ctrl)); 828 if (c == BFE_RX_LIST_CNT - 1) 829 ctrl |= BFE_DESC_EOT; 830 r->bfe_ctrl = ctrl; 831 832 d = &sc->bfe_rx_list[c]; 833 d->bfe_ctrl = htole32(ctrl); 834 /* The chip needs all addresses to be added to BFE_PCI_DMA. */ 835 d->bfe_addr = htole32(BFE_ADDR_LO(segs[0].ds_addr) + BFE_PCI_DMA); 836 837 return (0); 838 } 839 840 static void 841 bfe_get_config(struct bfe_softc *sc) 842 { 843 u_int8_t eeprom[128]; 844 845 bfe_read_eeprom(sc, eeprom); 846 847 sc->bfe_enaddr[0] = eeprom[79]; 848 sc->bfe_enaddr[1] = eeprom[78]; 849 sc->bfe_enaddr[2] = eeprom[81]; 850 sc->bfe_enaddr[3] = eeprom[80]; 851 sc->bfe_enaddr[4] = eeprom[83]; 852 sc->bfe_enaddr[5] = eeprom[82]; 853 854 sc->bfe_phyaddr = eeprom[90] & 0x1f; 855 sc->bfe_mdc_port = (eeprom[90] >> 14) & 0x1; 856 857 sc->bfe_core_unit = 0; 858 sc->bfe_dma_offset = BFE_PCI_DMA; 859 } 860 861 static void 862 bfe_pci_setup(struct bfe_softc *sc, u_int32_t cores) 863 { 864 u_int32_t bar_orig, pci_rev, val; 865 866 bar_orig = pci_read_config(sc->bfe_dev, BFE_BAR0_WIN, 4); 867 pci_write_config(sc->bfe_dev, BFE_BAR0_WIN, BFE_REG_PCI, 4); 868 pci_rev = CSR_READ_4(sc, BFE_SBIDHIGH) & BFE_RC_MASK; 869 870 val = CSR_READ_4(sc, BFE_SBINTVEC); 871 val |= cores; 872 CSR_WRITE_4(sc, BFE_SBINTVEC, val); 873 874 val = CSR_READ_4(sc, BFE_SSB_PCI_TRANS_2); 875 val |= BFE_SSB_PCI_PREF | BFE_SSB_PCI_BURST; 876 CSR_WRITE_4(sc, BFE_SSB_PCI_TRANS_2, val); 877 878 pci_write_config(sc->bfe_dev, BFE_BAR0_WIN, bar_orig, 4); 879 } 880 881 static void 882 bfe_clear_stats(struct bfe_softc *sc) 883 { 884 uint32_t reg; 885 886 BFE_LOCK_ASSERT(sc); 887 888 CSR_WRITE_4(sc, BFE_MIB_CTRL, BFE_MIB_CLR_ON_READ); 889 for (reg = BFE_TX_GOOD_O; reg <= BFE_TX_PAUSE; reg += 4) 890 CSR_READ_4(sc, reg); 891 for (reg = BFE_RX_GOOD_O; reg <= BFE_RX_NPAUSE; reg += 4) 892 CSR_READ_4(sc, reg); 893 } 894 895 static int 896 bfe_resetphy(struct bfe_softc *sc) 897 { 898 u_int32_t val; 899 900 bfe_writephy(sc, 0, BMCR_RESET); 901 DELAY(100); 902 bfe_readphy(sc, 0, &val); 903 if (val & BMCR_RESET) { 904 device_printf(sc->bfe_dev, "PHY Reset would not complete.\n"); 905 return (ENXIO); 906 } 907 return (0); 908 } 909 910 static void 911 bfe_chip_halt(struct bfe_softc *sc) 912 { 913 BFE_LOCK_ASSERT(sc); 914 /* disable interrupts - not that it actually does..*/ 915 CSR_WRITE_4(sc, BFE_IMASK, 0); 916 CSR_READ_4(sc, BFE_IMASK); 917 918 CSR_WRITE_4(sc, BFE_ENET_CTRL, BFE_ENET_DISABLE); 919 bfe_wait_bit(sc, BFE_ENET_CTRL, BFE_ENET_DISABLE, 200, 1); 920 921 CSR_WRITE_4(sc, BFE_DMARX_CTRL, 0); 922 CSR_WRITE_4(sc, BFE_DMATX_CTRL, 0); 923 DELAY(10); 924 } 925 926 static void 927 bfe_chip_reset(struct bfe_softc *sc) 928 { 929 u_int32_t val; 930 931 BFE_LOCK_ASSERT(sc); 932 933 /* Set the interrupt vector for the enet core */ 934 bfe_pci_setup(sc, BFE_INTVEC_ENET0); 935 936 /* is core up? */ 937 val = CSR_READ_4(sc, BFE_SBTMSLOW) & 938 (BFE_RESET | BFE_REJECT | BFE_CLOCK); 939 if (val == BFE_CLOCK) { 940 /* It is, so shut it down */ 941 CSR_WRITE_4(sc, BFE_RCV_LAZY, 0); 942 CSR_WRITE_4(sc, BFE_ENET_CTRL, BFE_ENET_DISABLE); 943 bfe_wait_bit(sc, BFE_ENET_CTRL, BFE_ENET_DISABLE, 100, 1); 944 CSR_WRITE_4(sc, BFE_DMATX_CTRL, 0); 945 if (CSR_READ_4(sc, BFE_DMARX_STAT) & BFE_STAT_EMASK) 946 bfe_wait_bit(sc, BFE_DMARX_STAT, BFE_STAT_SIDLE, 947 100, 0); 948 CSR_WRITE_4(sc, BFE_DMARX_CTRL, 0); 949 } 950 951 bfe_core_reset(sc); 952 bfe_clear_stats(sc); 953 954 /* 955 * We want the phy registers to be accessible even when 956 * the driver is "downed" so initialize MDC preamble, frequency, 957 * and whether internal or external phy here. 958 */ 959 960 /* 4402 has 62.5Mhz SB clock and internal phy */ 961 CSR_WRITE_4(sc, BFE_MDIO_CTRL, 0x8d); 962 963 /* Internal or external PHY? */ 964 val = CSR_READ_4(sc, BFE_DEVCTRL); 965 if (!(val & BFE_IPP)) 966 CSR_WRITE_4(sc, BFE_ENET_CTRL, BFE_ENET_EPSEL); 967 else if (CSR_READ_4(sc, BFE_DEVCTRL) & BFE_EPR) { 968 BFE_AND(sc, BFE_DEVCTRL, ~BFE_EPR); 969 DELAY(100); 970 } 971 972 /* Enable CRC32 generation and set proper LED modes */ 973 BFE_OR(sc, BFE_MAC_CTRL, BFE_CTRL_CRC32_ENAB | BFE_CTRL_LED); 974 975 /* Reset or clear powerdown control bit */ 976 BFE_AND(sc, BFE_MAC_CTRL, ~BFE_CTRL_PDOWN); 977 978 CSR_WRITE_4(sc, BFE_RCV_LAZY, ((1 << BFE_LAZY_FC_SHIFT) & 979 BFE_LAZY_FC_MASK)); 980 981 /* 982 * We don't want lazy interrupts, so just send them at 983 * the end of a frame, please 984 */ 985 BFE_OR(sc, BFE_RCV_LAZY, 0); 986 987 /* Set max lengths, accounting for VLAN tags */ 988 CSR_WRITE_4(sc, BFE_RXMAXLEN, ETHER_MAX_LEN+32); 989 CSR_WRITE_4(sc, BFE_TXMAXLEN, ETHER_MAX_LEN+32); 990 991 /* Set watermark XXX - magic */ 992 CSR_WRITE_4(sc, BFE_TX_WMARK, 56); 993 994 /* 995 * Initialise DMA channels 996 * - not forgetting dma addresses need to be added to BFE_PCI_DMA 997 */ 998 CSR_WRITE_4(sc, BFE_DMATX_CTRL, BFE_TX_CTRL_ENABLE); 999 CSR_WRITE_4(sc, BFE_DMATX_ADDR, sc->bfe_tx_dma + BFE_PCI_DMA); 1000 1001 CSR_WRITE_4(sc, BFE_DMARX_CTRL, (BFE_RX_OFFSET << BFE_RX_CTRL_ROSHIFT) | 1002 BFE_RX_CTRL_ENABLE); 1003 CSR_WRITE_4(sc, BFE_DMARX_ADDR, sc->bfe_rx_dma + BFE_PCI_DMA); 1004 1005 bfe_resetphy(sc); 1006 bfe_setupphy(sc); 1007 } 1008 1009 static void 1010 bfe_core_disable(struct bfe_softc *sc) 1011 { 1012 if ((CSR_READ_4(sc, BFE_SBTMSLOW)) & BFE_RESET) 1013 return; 1014 1015 /* 1016 * Set reject, wait for it set, then wait for the core to stop 1017 * being busy, then set reset and reject and enable the clocks. 1018 */ 1019 CSR_WRITE_4(sc, BFE_SBTMSLOW, (BFE_REJECT | BFE_CLOCK)); 1020 bfe_wait_bit(sc, BFE_SBTMSLOW, BFE_REJECT, 1000, 0); 1021 bfe_wait_bit(sc, BFE_SBTMSHIGH, BFE_BUSY, 1000, 1); 1022 CSR_WRITE_4(sc, BFE_SBTMSLOW, (BFE_FGC | BFE_CLOCK | BFE_REJECT | 1023 BFE_RESET)); 1024 CSR_READ_4(sc, BFE_SBTMSLOW); 1025 DELAY(10); 1026 /* Leave reset and reject set */ 1027 CSR_WRITE_4(sc, BFE_SBTMSLOW, (BFE_REJECT | BFE_RESET)); 1028 DELAY(10); 1029 } 1030 1031 static void 1032 bfe_core_reset(struct bfe_softc *sc) 1033 { 1034 u_int32_t val; 1035 1036 /* Disable the core */ 1037 bfe_core_disable(sc); 1038 1039 /* and bring it back up */ 1040 CSR_WRITE_4(sc, BFE_SBTMSLOW, (BFE_RESET | BFE_CLOCK | BFE_FGC)); 1041 CSR_READ_4(sc, BFE_SBTMSLOW); 1042 DELAY(10); 1043 1044 /* Chip bug, clear SERR, IB and TO if they are set. */ 1045 if (CSR_READ_4(sc, BFE_SBTMSHIGH) & BFE_SERR) 1046 CSR_WRITE_4(sc, BFE_SBTMSHIGH, 0); 1047 val = CSR_READ_4(sc, BFE_SBIMSTATE); 1048 if (val & (BFE_IBE | BFE_TO)) 1049 CSR_WRITE_4(sc, BFE_SBIMSTATE, val & ~(BFE_IBE | BFE_TO)); 1050 1051 /* Clear reset and allow it to move through the core */ 1052 CSR_WRITE_4(sc, BFE_SBTMSLOW, (BFE_CLOCK | BFE_FGC)); 1053 CSR_READ_4(sc, BFE_SBTMSLOW); 1054 DELAY(10); 1055 1056 /* Leave the clock set */ 1057 CSR_WRITE_4(sc, BFE_SBTMSLOW, BFE_CLOCK); 1058 CSR_READ_4(sc, BFE_SBTMSLOW); 1059 DELAY(10); 1060 } 1061 1062 static void 1063 bfe_cam_write(struct bfe_softc *sc, u_char *data, int index) 1064 { 1065 u_int32_t val; 1066 1067 val = ((u_int32_t) data[2]) << 24; 1068 val |= ((u_int32_t) data[3]) << 16; 1069 val |= ((u_int32_t) data[4]) << 8; 1070 val |= ((u_int32_t) data[5]); 1071 CSR_WRITE_4(sc, BFE_CAM_DATA_LO, val); 1072 val = (BFE_CAM_HI_VALID | 1073 (((u_int32_t) data[0]) << 8) | 1074 (((u_int32_t) data[1]))); 1075 CSR_WRITE_4(sc, BFE_CAM_DATA_HI, val); 1076 CSR_WRITE_4(sc, BFE_CAM_CTRL, (BFE_CAM_WRITE | 1077 ((u_int32_t) index << BFE_CAM_INDEX_SHIFT))); 1078 bfe_wait_bit(sc, BFE_CAM_CTRL, BFE_CAM_BUSY, 10000, 1); 1079 } 1080 1081 static void 1082 bfe_set_rx_mode(struct bfe_softc *sc) 1083 { 1084 struct ifnet *ifp = sc->bfe_ifp; 1085 struct ifmultiaddr *ifma; 1086 u_int32_t val; 1087 int i = 0; 1088 1089 BFE_LOCK_ASSERT(sc); 1090 1091 val = CSR_READ_4(sc, BFE_RXCONF); 1092 1093 if (ifp->if_flags & IFF_PROMISC) 1094 val |= BFE_RXCONF_PROMISC; 1095 else 1096 val &= ~BFE_RXCONF_PROMISC; 1097 1098 if (ifp->if_flags & IFF_BROADCAST) 1099 val &= ~BFE_RXCONF_DBCAST; 1100 else 1101 val |= BFE_RXCONF_DBCAST; 1102 1103 1104 CSR_WRITE_4(sc, BFE_CAM_CTRL, 0); 1105 bfe_cam_write(sc, IF_LLADDR(sc->bfe_ifp), i++); 1106 1107 if (ifp->if_flags & IFF_ALLMULTI) 1108 val |= BFE_RXCONF_ALLMULTI; 1109 else { 1110 val &= ~BFE_RXCONF_ALLMULTI; 1111 if_maddr_rlock(ifp); 1112 TAILQ_FOREACH(ifma, &ifp->if_multiaddrs, ifma_link) { 1113 if (ifma->ifma_addr->sa_family != AF_LINK) 1114 continue; 1115 bfe_cam_write(sc, 1116 LLADDR((struct sockaddr_dl *)ifma->ifma_addr), i++); 1117 } 1118 if_maddr_runlock(ifp); 1119 } 1120 1121 CSR_WRITE_4(sc, BFE_RXCONF, val); 1122 BFE_OR(sc, BFE_CAM_CTRL, BFE_CAM_ENABLE); 1123 } 1124 1125 static void 1126 bfe_dma_map(void *arg, bus_dma_segment_t *segs, int nseg, int error) 1127 { 1128 struct bfe_dmamap_arg *ctx; 1129 1130 if (error != 0) 1131 return; 1132 1133 KASSERT(nseg == 1, ("%s : %d segments returned!", __func__, nseg)); 1134 1135 ctx = (struct bfe_dmamap_arg *)arg; 1136 ctx->bfe_busaddr = segs[0].ds_addr; 1137 } 1138 1139 static void 1140 bfe_release_resources(struct bfe_softc *sc) 1141 { 1142 1143 if (sc->bfe_intrhand != NULL) 1144 bus_teardown_intr(sc->bfe_dev, sc->bfe_irq, sc->bfe_intrhand); 1145 1146 if (sc->bfe_irq != NULL) 1147 bus_release_resource(sc->bfe_dev, SYS_RES_IRQ, 0, sc->bfe_irq); 1148 1149 if (sc->bfe_res != NULL) 1150 bus_release_resource(sc->bfe_dev, SYS_RES_MEMORY, PCIR_BAR(0), 1151 sc->bfe_res); 1152 1153 if (sc->bfe_ifp != NULL) 1154 if_free(sc->bfe_ifp); 1155 } 1156 1157 static void 1158 bfe_read_eeprom(struct bfe_softc *sc, u_int8_t *data) 1159 { 1160 long i; 1161 u_int16_t *ptr = (u_int16_t *)data; 1162 1163 for(i = 0; i < 128; i += 2) 1164 ptr[i/2] = CSR_READ_4(sc, 4096 + i); 1165 } 1166 1167 static int 1168 bfe_wait_bit(struct bfe_softc *sc, u_int32_t reg, u_int32_t bit, 1169 u_long timeout, const int clear) 1170 { 1171 u_long i; 1172 1173 for (i = 0; i < timeout; i++) { 1174 u_int32_t val = CSR_READ_4(sc, reg); 1175 1176 if (clear && !(val & bit)) 1177 break; 1178 if (!clear && (val & bit)) 1179 break; 1180 DELAY(10); 1181 } 1182 if (i == timeout) { 1183 device_printf(sc->bfe_dev, 1184 "BUG! Timeout waiting for bit %08x of register " 1185 "%x to %s.\n", bit, reg, (clear ? "clear" : "set")); 1186 return (-1); 1187 } 1188 return (0); 1189 } 1190 1191 static int 1192 bfe_readphy(struct bfe_softc *sc, u_int32_t reg, u_int32_t *val) 1193 { 1194 int err; 1195 1196 /* Clear MII ISR */ 1197 CSR_WRITE_4(sc, BFE_EMAC_ISTAT, BFE_EMAC_INT_MII); 1198 CSR_WRITE_4(sc, BFE_MDIO_DATA, (BFE_MDIO_SB_START | 1199 (BFE_MDIO_OP_READ << BFE_MDIO_OP_SHIFT) | 1200 (sc->bfe_phyaddr << BFE_MDIO_PMD_SHIFT) | 1201 (reg << BFE_MDIO_RA_SHIFT) | 1202 (BFE_MDIO_TA_VALID << BFE_MDIO_TA_SHIFT))); 1203 err = bfe_wait_bit(sc, BFE_EMAC_ISTAT, BFE_EMAC_INT_MII, 100, 0); 1204 *val = CSR_READ_4(sc, BFE_MDIO_DATA) & BFE_MDIO_DATA_DATA; 1205 1206 return (err); 1207 } 1208 1209 static int 1210 bfe_writephy(struct bfe_softc *sc, u_int32_t reg, u_int32_t val) 1211 { 1212 int status; 1213 1214 CSR_WRITE_4(sc, BFE_EMAC_ISTAT, BFE_EMAC_INT_MII); 1215 CSR_WRITE_4(sc, BFE_MDIO_DATA, (BFE_MDIO_SB_START | 1216 (BFE_MDIO_OP_WRITE << BFE_MDIO_OP_SHIFT) | 1217 (sc->bfe_phyaddr << BFE_MDIO_PMD_SHIFT) | 1218 (reg << BFE_MDIO_RA_SHIFT) | 1219 (BFE_MDIO_TA_VALID << BFE_MDIO_TA_SHIFT) | 1220 (val & BFE_MDIO_DATA_DATA))); 1221 status = bfe_wait_bit(sc, BFE_EMAC_ISTAT, BFE_EMAC_INT_MII, 100, 0); 1222 1223 return (status); 1224 } 1225 1226 /* 1227 * XXX - I think this is handled by the PHY driver, but it can't hurt to do it 1228 * twice 1229 */ 1230 static int 1231 bfe_setupphy(struct bfe_softc *sc) 1232 { 1233 u_int32_t val; 1234 1235 /* Enable activity LED */ 1236 bfe_readphy(sc, 26, &val); 1237 bfe_writephy(sc, 26, val & 0x7fff); 1238 bfe_readphy(sc, 26, &val); 1239 1240 /* Enable traffic meter LED mode */ 1241 bfe_readphy(sc, 27, &val); 1242 bfe_writephy(sc, 27, val | (1 << 6)); 1243 1244 return (0); 1245 } 1246 1247 static void 1248 bfe_stats_update(struct bfe_softc *sc) 1249 { 1250 struct bfe_hw_stats *stats; 1251 struct ifnet *ifp; 1252 uint32_t mib[BFE_MIB_CNT]; 1253 uint32_t reg, *val; 1254 1255 BFE_LOCK_ASSERT(sc); 1256 1257 val = mib; 1258 CSR_WRITE_4(sc, BFE_MIB_CTRL, BFE_MIB_CLR_ON_READ); 1259 for (reg = BFE_TX_GOOD_O; reg <= BFE_TX_PAUSE; reg += 4) 1260 *val++ = CSR_READ_4(sc, reg); 1261 for (reg = BFE_RX_GOOD_O; reg <= BFE_RX_NPAUSE; reg += 4) 1262 *val++ = CSR_READ_4(sc, reg); 1263 1264 ifp = sc->bfe_ifp; 1265 stats = &sc->bfe_stats; 1266 /* Tx stat. */ 1267 stats->tx_good_octets += mib[MIB_TX_GOOD_O]; 1268 stats->tx_good_frames += mib[MIB_TX_GOOD_P]; 1269 stats->tx_octets += mib[MIB_TX_O]; 1270 stats->tx_frames += mib[MIB_TX_P]; 1271 stats->tx_bcast_frames += mib[MIB_TX_BCAST]; 1272 stats->tx_mcast_frames += mib[MIB_TX_MCAST]; 1273 stats->tx_pkts_64 += mib[MIB_TX_64]; 1274 stats->tx_pkts_65_127 += mib[MIB_TX_65_127]; 1275 stats->tx_pkts_128_255 += mib[MIB_TX_128_255]; 1276 stats->tx_pkts_256_511 += mib[MIB_TX_256_511]; 1277 stats->tx_pkts_512_1023 += mib[MIB_TX_512_1023]; 1278 stats->tx_pkts_1024_max += mib[MIB_TX_1024_MAX]; 1279 stats->tx_jabbers += mib[MIB_TX_JABBER]; 1280 stats->tx_oversize_frames += mib[MIB_TX_OSIZE]; 1281 stats->tx_frag_frames += mib[MIB_TX_FRAG]; 1282 stats->tx_underruns += mib[MIB_TX_URUNS]; 1283 stats->tx_colls += mib[MIB_TX_TCOLS]; 1284 stats->tx_single_colls += mib[MIB_TX_SCOLS]; 1285 stats->tx_multi_colls += mib[MIB_TX_MCOLS]; 1286 stats->tx_excess_colls += mib[MIB_TX_ECOLS]; 1287 stats->tx_late_colls += mib[MIB_TX_LCOLS]; 1288 stats->tx_deferrals += mib[MIB_TX_DEFERED]; 1289 stats->tx_carrier_losts += mib[MIB_TX_CLOST]; 1290 stats->tx_pause_frames += mib[MIB_TX_PAUSE]; 1291 /* Rx stat. */ 1292 stats->rx_good_octets += mib[MIB_RX_GOOD_O]; 1293 stats->rx_good_frames += mib[MIB_RX_GOOD_P]; 1294 stats->rx_octets += mib[MIB_RX_O]; 1295 stats->rx_frames += mib[MIB_RX_P]; 1296 stats->rx_bcast_frames += mib[MIB_RX_BCAST]; 1297 stats->rx_mcast_frames += mib[MIB_RX_MCAST]; 1298 stats->rx_pkts_64 += mib[MIB_RX_64]; 1299 stats->rx_pkts_65_127 += mib[MIB_RX_65_127]; 1300 stats->rx_pkts_128_255 += mib[MIB_RX_128_255]; 1301 stats->rx_pkts_256_511 += mib[MIB_RX_256_511]; 1302 stats->rx_pkts_512_1023 += mib[MIB_RX_512_1023]; 1303 stats->rx_pkts_1024_max += mib[MIB_RX_1024_MAX]; 1304 stats->rx_jabbers += mib[MIB_RX_JABBER]; 1305 stats->rx_oversize_frames += mib[MIB_RX_OSIZE]; 1306 stats->rx_frag_frames += mib[MIB_RX_FRAG]; 1307 stats->rx_missed_frames += mib[MIB_RX_MISS]; 1308 stats->rx_crc_align_errs += mib[MIB_RX_CRCA]; 1309 stats->rx_runts += mib[MIB_RX_USIZE]; 1310 stats->rx_crc_errs += mib[MIB_RX_CRC]; 1311 stats->rx_align_errs += mib[MIB_RX_ALIGN]; 1312 stats->rx_symbol_errs += mib[MIB_RX_SYM]; 1313 stats->rx_pause_frames += mib[MIB_RX_PAUSE]; 1314 stats->rx_control_frames += mib[MIB_RX_NPAUSE]; 1315 1316 /* Update counters in ifnet. */ 1317 if_inc_counter(ifp, IFCOUNTER_OPACKETS, (u_long)mib[MIB_TX_GOOD_P]); 1318 if_inc_counter(ifp, IFCOUNTER_COLLISIONS, (u_long)mib[MIB_TX_TCOLS]); 1319 if_inc_counter(ifp, IFCOUNTER_OERRORS, (u_long)mib[MIB_TX_URUNS] + 1320 (u_long)mib[MIB_TX_ECOLS] + 1321 (u_long)mib[MIB_TX_DEFERED] + 1322 (u_long)mib[MIB_TX_CLOST]); 1323 1324 if_inc_counter(ifp, IFCOUNTER_IPACKETS, (u_long)mib[MIB_RX_GOOD_P]); 1325 1326 if_inc_counter(ifp, IFCOUNTER_IERRORS, mib[MIB_RX_JABBER] + 1327 mib[MIB_RX_MISS] + 1328 mib[MIB_RX_CRCA] + 1329 mib[MIB_RX_USIZE] + 1330 mib[MIB_RX_CRC] + 1331 mib[MIB_RX_ALIGN] + 1332 mib[MIB_RX_SYM]); 1333 } 1334 1335 static void 1336 bfe_txeof(struct bfe_softc *sc) 1337 { 1338 struct bfe_tx_data *r; 1339 struct ifnet *ifp; 1340 int i, chipidx; 1341 1342 BFE_LOCK_ASSERT(sc); 1343 1344 ifp = sc->bfe_ifp; 1345 1346 chipidx = CSR_READ_4(sc, BFE_DMATX_STAT) & BFE_STAT_CDMASK; 1347 chipidx /= sizeof(struct bfe_desc); 1348 1349 i = sc->bfe_tx_cons; 1350 if (i == chipidx) 1351 return; 1352 bus_dmamap_sync(sc->bfe_tx_tag, sc->bfe_tx_map, 1353 BUS_DMASYNC_POSTREAD | BUS_DMASYNC_POSTWRITE); 1354 /* Go through the mbufs and free those that have been transmitted */ 1355 for (; i != chipidx; BFE_INC(i, BFE_TX_LIST_CNT)) { 1356 r = &sc->bfe_tx_ring[i]; 1357 sc->bfe_tx_cnt--; 1358 if (r->bfe_mbuf == NULL) 1359 continue; 1360 bus_dmamap_sync(sc->bfe_txmbuf_tag, r->bfe_map, 1361 BUS_DMASYNC_POSTWRITE); 1362 bus_dmamap_unload(sc->bfe_txmbuf_tag, r->bfe_map); 1363 1364 m_freem(r->bfe_mbuf); 1365 r->bfe_mbuf = NULL; 1366 } 1367 1368 if (i != sc->bfe_tx_cons) { 1369 /* we freed up some mbufs */ 1370 sc->bfe_tx_cons = i; 1371 ifp->if_drv_flags &= ~IFF_DRV_OACTIVE; 1372 } 1373 1374 if (sc->bfe_tx_cnt == 0) 1375 sc->bfe_watchdog_timer = 0; 1376 } 1377 1378 /* Pass a received packet up the stack */ 1379 static void 1380 bfe_rxeof(struct bfe_softc *sc) 1381 { 1382 struct mbuf *m; 1383 struct ifnet *ifp; 1384 struct bfe_rxheader *rxheader; 1385 struct bfe_rx_data *r; 1386 int cons, prog; 1387 u_int32_t status, current, len, flags; 1388 1389 BFE_LOCK_ASSERT(sc); 1390 cons = sc->bfe_rx_cons; 1391 status = CSR_READ_4(sc, BFE_DMARX_STAT); 1392 current = (status & BFE_STAT_CDMASK) / sizeof(struct bfe_desc); 1393 1394 ifp = sc->bfe_ifp; 1395 1396 bus_dmamap_sync(sc->bfe_rx_tag, sc->bfe_rx_map, 1397 BUS_DMASYNC_POSTREAD | BUS_DMASYNC_POSTWRITE); 1398 1399 for (prog = 0; current != cons; prog++, 1400 BFE_INC(cons, BFE_RX_LIST_CNT)) { 1401 r = &sc->bfe_rx_ring[cons]; 1402 m = r->bfe_mbuf; 1403 /* 1404 * Rx status should be read from mbuf such that we can't 1405 * delay bus_dmamap_sync(9). This hardware limiation 1406 * results in inefficent mbuf usage as bfe(4) couldn't 1407 * reuse mapped buffer from errored frame. 1408 */ 1409 if (bfe_list_newbuf(sc, cons) != 0) { 1410 if_inc_counter(ifp, IFCOUNTER_IQDROPS, 1); 1411 bfe_discard_buf(sc, cons); 1412 continue; 1413 } 1414 rxheader = mtod(m, struct bfe_rxheader*); 1415 len = le16toh(rxheader->len); 1416 flags = le16toh(rxheader->flags); 1417 1418 /* Remove CRC bytes. */ 1419 len -= ETHER_CRC_LEN; 1420 1421 /* flag an error and try again */ 1422 if ((len > ETHER_MAX_LEN+32) || (flags & BFE_RX_FLAG_ERRORS)) { 1423 m_freem(m); 1424 continue; 1425 } 1426 1427 /* Make sure to skip header bytes written by hardware. */ 1428 m_adj(m, BFE_RX_OFFSET); 1429 m->m_len = m->m_pkthdr.len = len; 1430 1431 m->m_pkthdr.rcvif = ifp; 1432 BFE_UNLOCK(sc); 1433 (*ifp->if_input)(ifp, m); 1434 BFE_LOCK(sc); 1435 } 1436 1437 if (prog > 0) { 1438 sc->bfe_rx_cons = cons; 1439 bus_dmamap_sync(sc->bfe_rx_tag, sc->bfe_rx_map, 1440 BUS_DMASYNC_PREREAD | BUS_DMASYNC_PREWRITE); 1441 } 1442 } 1443 1444 static void 1445 bfe_intr(void *xsc) 1446 { 1447 struct bfe_softc *sc = xsc; 1448 struct ifnet *ifp; 1449 u_int32_t istat; 1450 1451 ifp = sc->bfe_ifp; 1452 1453 BFE_LOCK(sc); 1454 1455 istat = CSR_READ_4(sc, BFE_ISTAT); 1456 1457 /* 1458 * Defer unsolicited interrupts - This is necessary because setting the 1459 * chips interrupt mask register to 0 doesn't actually stop the 1460 * interrupts 1461 */ 1462 istat &= BFE_IMASK_DEF; 1463 CSR_WRITE_4(sc, BFE_ISTAT, istat); 1464 CSR_READ_4(sc, BFE_ISTAT); 1465 1466 /* not expecting this interrupt, disregard it */ 1467 if (istat == 0 || (ifp->if_drv_flags & IFF_DRV_RUNNING) == 0) { 1468 BFE_UNLOCK(sc); 1469 return; 1470 } 1471 1472 /* A packet was received */ 1473 if (istat & BFE_ISTAT_RX) 1474 bfe_rxeof(sc); 1475 1476 /* A packet was sent */ 1477 if (istat & BFE_ISTAT_TX) 1478 bfe_txeof(sc); 1479 1480 if (istat & BFE_ISTAT_ERRORS) { 1481 1482 if (istat & BFE_ISTAT_DSCE) { 1483 device_printf(sc->bfe_dev, "Descriptor Error\n"); 1484 bfe_stop(sc); 1485 BFE_UNLOCK(sc); 1486 return; 1487 } 1488 1489 if (istat & BFE_ISTAT_DPE) { 1490 device_printf(sc->bfe_dev, 1491 "Descriptor Protocol Error\n"); 1492 bfe_stop(sc); 1493 BFE_UNLOCK(sc); 1494 return; 1495 } 1496 ifp->if_drv_flags &= ~IFF_DRV_RUNNING; 1497 bfe_init_locked(sc); 1498 } 1499 1500 /* We have packets pending, fire them out */ 1501 if (!IFQ_DRV_IS_EMPTY(&ifp->if_snd)) 1502 bfe_start_locked(ifp); 1503 1504 BFE_UNLOCK(sc); 1505 } 1506 1507 static int 1508 bfe_encap(struct bfe_softc *sc, struct mbuf **m_head) 1509 { 1510 struct bfe_desc *d; 1511 struct bfe_tx_data *r, *r1; 1512 struct mbuf *m; 1513 bus_dmamap_t map; 1514 bus_dma_segment_t txsegs[BFE_MAXTXSEGS]; 1515 uint32_t cur, si; 1516 int error, i, nsegs; 1517 1518 BFE_LOCK_ASSERT(sc); 1519 1520 M_ASSERTPKTHDR((*m_head)); 1521 1522 si = cur = sc->bfe_tx_prod; 1523 r = &sc->bfe_tx_ring[cur]; 1524 error = bus_dmamap_load_mbuf_sg(sc->bfe_txmbuf_tag, r->bfe_map, *m_head, 1525 txsegs, &nsegs, 0); 1526 if (error == EFBIG) { 1527 m = m_collapse(*m_head, M_NOWAIT, BFE_MAXTXSEGS); 1528 if (m == NULL) { 1529 m_freem(*m_head); 1530 *m_head = NULL; 1531 return (ENOMEM); 1532 } 1533 *m_head = m; 1534 error = bus_dmamap_load_mbuf_sg(sc->bfe_txmbuf_tag, r->bfe_map, 1535 *m_head, txsegs, &nsegs, 0); 1536 if (error != 0) { 1537 m_freem(*m_head); 1538 *m_head = NULL; 1539 return (error); 1540 } 1541 } else if (error != 0) 1542 return (error); 1543 if (nsegs == 0) { 1544 m_freem(*m_head); 1545 *m_head = NULL; 1546 return (EIO); 1547 } 1548 1549 if (sc->bfe_tx_cnt + nsegs > BFE_TX_LIST_CNT - 1) { 1550 bus_dmamap_unload(sc->bfe_txmbuf_tag, r->bfe_map); 1551 return (ENOBUFS); 1552 } 1553 1554 for (i = 0; i < nsegs; i++) { 1555 d = &sc->bfe_tx_list[cur]; 1556 d->bfe_ctrl = htole32(txsegs[i].ds_len & BFE_DESC_LEN); 1557 d->bfe_ctrl |= htole32(BFE_DESC_IOC); 1558 if (cur == BFE_TX_LIST_CNT - 1) 1559 /* 1560 * Tell the chip to wrap to the start of 1561 * the descriptor list. 1562 */ 1563 d->bfe_ctrl |= htole32(BFE_DESC_EOT); 1564 /* The chip needs all addresses to be added to BFE_PCI_DMA. */ 1565 d->bfe_addr = htole32(BFE_ADDR_LO(txsegs[i].ds_addr) + 1566 BFE_PCI_DMA); 1567 BFE_INC(cur, BFE_TX_LIST_CNT); 1568 } 1569 1570 /* Update producer index. */ 1571 sc->bfe_tx_prod = cur; 1572 1573 /* Set EOF on the last descriptor. */ 1574 cur = (cur + BFE_TX_LIST_CNT - 1) % BFE_TX_LIST_CNT; 1575 d = &sc->bfe_tx_list[cur]; 1576 d->bfe_ctrl |= htole32(BFE_DESC_EOF); 1577 1578 /* Lastly set SOF on the first descriptor to avoid races. */ 1579 d = &sc->bfe_tx_list[si]; 1580 d->bfe_ctrl |= htole32(BFE_DESC_SOF); 1581 1582 r1 = &sc->bfe_tx_ring[cur]; 1583 map = r->bfe_map; 1584 r->bfe_map = r1->bfe_map; 1585 r1->bfe_map = map; 1586 r1->bfe_mbuf = *m_head; 1587 sc->bfe_tx_cnt += nsegs; 1588 1589 bus_dmamap_sync(sc->bfe_txmbuf_tag, map, BUS_DMASYNC_PREWRITE); 1590 1591 return (0); 1592 } 1593 1594 /* 1595 * Set up to transmit a packet. 1596 */ 1597 static void 1598 bfe_start(struct ifnet *ifp) 1599 { 1600 BFE_LOCK((struct bfe_softc *)ifp->if_softc); 1601 bfe_start_locked(ifp); 1602 BFE_UNLOCK((struct bfe_softc *)ifp->if_softc); 1603 } 1604 1605 /* 1606 * Set up to transmit a packet. The softc is already locked. 1607 */ 1608 static void 1609 bfe_start_locked(struct ifnet *ifp) 1610 { 1611 struct bfe_softc *sc; 1612 struct mbuf *m_head; 1613 int queued; 1614 1615 sc = ifp->if_softc; 1616 1617 BFE_LOCK_ASSERT(sc); 1618 1619 /* 1620 * Not much point trying to send if the link is down 1621 * or we have nothing to send. 1622 */ 1623 if ((ifp->if_drv_flags & (IFF_DRV_RUNNING | IFF_DRV_OACTIVE)) != 1624 IFF_DRV_RUNNING || (sc->bfe_flags & BFE_FLAG_LINK) == 0) 1625 return; 1626 1627 for (queued = 0; !IFQ_DRV_IS_EMPTY(&ifp->if_snd) && 1628 sc->bfe_tx_cnt < BFE_TX_LIST_CNT - 1;) { 1629 IFQ_DRV_DEQUEUE(&ifp->if_snd, m_head); 1630 if (m_head == NULL) 1631 break; 1632 1633 /* 1634 * Pack the data into the tx ring. If we dont have 1635 * enough room, let the chip drain the ring. 1636 */ 1637 if (bfe_encap(sc, &m_head)) { 1638 if (m_head == NULL) 1639 break; 1640 IFQ_DRV_PREPEND(&ifp->if_snd, m_head); 1641 ifp->if_drv_flags |= IFF_DRV_OACTIVE; 1642 break; 1643 } 1644 1645 queued++; 1646 1647 /* 1648 * If there's a BPF listener, bounce a copy of this frame 1649 * to him. 1650 */ 1651 BPF_MTAP(ifp, m_head); 1652 } 1653 1654 if (queued) { 1655 bus_dmamap_sync(sc->bfe_tx_tag, sc->bfe_tx_map, 1656 BUS_DMASYNC_PREREAD | BUS_DMASYNC_PREWRITE); 1657 /* Transmit - twice due to apparent hardware bug */ 1658 CSR_WRITE_4(sc, BFE_DMATX_PTR, 1659 sc->bfe_tx_prod * sizeof(struct bfe_desc)); 1660 /* 1661 * XXX It seems the following write is not necessary 1662 * to kick Tx command. What might be required would be 1663 * a way flushing PCI posted write. Reading the register 1664 * back ensures the flush operation. In addition, 1665 * hardware will execute PCI posted write in the long 1666 * run and watchdog timer for the kick command was set 1667 * to 5 seconds. Therefore I think the second write 1668 * access is not necessary or could be replaced with 1669 * read operation. 1670 */ 1671 CSR_WRITE_4(sc, BFE_DMATX_PTR, 1672 sc->bfe_tx_prod * sizeof(struct bfe_desc)); 1673 1674 /* 1675 * Set a timeout in case the chip goes out to lunch. 1676 */ 1677 sc->bfe_watchdog_timer = 5; 1678 } 1679 } 1680 1681 static void 1682 bfe_init(void *xsc) 1683 { 1684 BFE_LOCK((struct bfe_softc *)xsc); 1685 bfe_init_locked(xsc); 1686 BFE_UNLOCK((struct bfe_softc *)xsc); 1687 } 1688 1689 static void 1690 bfe_init_locked(void *xsc) 1691 { 1692 struct bfe_softc *sc = (struct bfe_softc*)xsc; 1693 struct ifnet *ifp = sc->bfe_ifp; 1694 struct mii_data *mii; 1695 1696 BFE_LOCK_ASSERT(sc); 1697 1698 mii = device_get_softc(sc->bfe_miibus); 1699 1700 if (ifp->if_drv_flags & IFF_DRV_RUNNING) 1701 return; 1702 1703 bfe_stop(sc); 1704 bfe_chip_reset(sc); 1705 1706 if (bfe_list_rx_init(sc) == ENOBUFS) { 1707 device_printf(sc->bfe_dev, 1708 "%s: Not enough memory for list buffers\n", __func__); 1709 bfe_stop(sc); 1710 return; 1711 } 1712 bfe_list_tx_init(sc); 1713 1714 bfe_set_rx_mode(sc); 1715 1716 /* Enable the chip and core */ 1717 BFE_OR(sc, BFE_ENET_CTRL, BFE_ENET_ENABLE); 1718 /* Enable interrupts */ 1719 CSR_WRITE_4(sc, BFE_IMASK, BFE_IMASK_DEF); 1720 1721 /* Clear link state and change media. */ 1722 sc->bfe_flags &= ~BFE_FLAG_LINK; 1723 mii_mediachg(mii); 1724 1725 ifp->if_drv_flags |= IFF_DRV_RUNNING; 1726 ifp->if_drv_flags &= ~IFF_DRV_OACTIVE; 1727 1728 callout_reset(&sc->bfe_stat_co, hz, bfe_tick, sc); 1729 } 1730 1731 /* 1732 * Set media options. 1733 */ 1734 static int 1735 bfe_ifmedia_upd(struct ifnet *ifp) 1736 { 1737 struct bfe_softc *sc; 1738 struct mii_data *mii; 1739 struct mii_softc *miisc; 1740 int error; 1741 1742 sc = ifp->if_softc; 1743 BFE_LOCK(sc); 1744 1745 mii = device_get_softc(sc->bfe_miibus); 1746 LIST_FOREACH(miisc, &mii->mii_phys, mii_list) 1747 PHY_RESET(miisc); 1748 error = mii_mediachg(mii); 1749 BFE_UNLOCK(sc); 1750 1751 return (error); 1752 } 1753 1754 /* 1755 * Report current media status. 1756 */ 1757 static void 1758 bfe_ifmedia_sts(struct ifnet *ifp, struct ifmediareq *ifmr) 1759 { 1760 struct bfe_softc *sc = ifp->if_softc; 1761 struct mii_data *mii; 1762 1763 BFE_LOCK(sc); 1764 mii = device_get_softc(sc->bfe_miibus); 1765 mii_pollstat(mii); 1766 ifmr->ifm_active = mii->mii_media_active; 1767 ifmr->ifm_status = mii->mii_media_status; 1768 BFE_UNLOCK(sc); 1769 } 1770 1771 static int 1772 bfe_ioctl(struct ifnet *ifp, u_long command, caddr_t data) 1773 { 1774 struct bfe_softc *sc = ifp->if_softc; 1775 struct ifreq *ifr = (struct ifreq *) data; 1776 struct mii_data *mii; 1777 int error = 0; 1778 1779 switch (command) { 1780 case SIOCSIFFLAGS: 1781 BFE_LOCK(sc); 1782 if (ifp->if_flags & IFF_UP) { 1783 if (ifp->if_drv_flags & IFF_DRV_RUNNING) 1784 bfe_set_rx_mode(sc); 1785 else if ((sc->bfe_flags & BFE_FLAG_DETACH) == 0) 1786 bfe_init_locked(sc); 1787 } else if (ifp->if_drv_flags & IFF_DRV_RUNNING) 1788 bfe_stop(sc); 1789 BFE_UNLOCK(sc); 1790 break; 1791 case SIOCADDMULTI: 1792 case SIOCDELMULTI: 1793 BFE_LOCK(sc); 1794 if (ifp->if_drv_flags & IFF_DRV_RUNNING) 1795 bfe_set_rx_mode(sc); 1796 BFE_UNLOCK(sc); 1797 break; 1798 case SIOCGIFMEDIA: 1799 case SIOCSIFMEDIA: 1800 mii = device_get_softc(sc->bfe_miibus); 1801 error = ifmedia_ioctl(ifp, ifr, &mii->mii_media, command); 1802 break; 1803 default: 1804 error = ether_ioctl(ifp, command, data); 1805 break; 1806 } 1807 1808 return (error); 1809 } 1810 1811 static void 1812 bfe_watchdog(struct bfe_softc *sc) 1813 { 1814 struct ifnet *ifp; 1815 1816 BFE_LOCK_ASSERT(sc); 1817 1818 if (sc->bfe_watchdog_timer == 0 || --sc->bfe_watchdog_timer) 1819 return; 1820 1821 ifp = sc->bfe_ifp; 1822 1823 device_printf(sc->bfe_dev, "watchdog timeout -- resetting\n"); 1824 1825 if_inc_counter(ifp, IFCOUNTER_OERRORS, 1); 1826 ifp->if_drv_flags &= ~IFF_DRV_RUNNING; 1827 bfe_init_locked(sc); 1828 1829 if (!IFQ_DRV_IS_EMPTY(&ifp->if_snd)) 1830 bfe_start_locked(ifp); 1831 } 1832 1833 static void 1834 bfe_tick(void *xsc) 1835 { 1836 struct bfe_softc *sc = xsc; 1837 struct mii_data *mii; 1838 1839 BFE_LOCK_ASSERT(sc); 1840 1841 mii = device_get_softc(sc->bfe_miibus); 1842 mii_tick(mii); 1843 bfe_stats_update(sc); 1844 bfe_watchdog(sc); 1845 callout_reset(&sc->bfe_stat_co, hz, bfe_tick, sc); 1846 } 1847 1848 /* 1849 * Stop the adapter and free any mbufs allocated to the 1850 * RX and TX lists. 1851 */ 1852 static void 1853 bfe_stop(struct bfe_softc *sc) 1854 { 1855 struct ifnet *ifp; 1856 1857 BFE_LOCK_ASSERT(sc); 1858 1859 ifp = sc->bfe_ifp; 1860 ifp->if_drv_flags &= ~(IFF_DRV_RUNNING | IFF_DRV_OACTIVE); 1861 sc->bfe_flags &= ~BFE_FLAG_LINK; 1862 callout_stop(&sc->bfe_stat_co); 1863 sc->bfe_watchdog_timer = 0; 1864 1865 bfe_chip_halt(sc); 1866 bfe_tx_ring_free(sc); 1867 bfe_rx_ring_free(sc); 1868 } 1869 1870 static int 1871 sysctl_bfe_stats(SYSCTL_HANDLER_ARGS) 1872 { 1873 struct bfe_softc *sc; 1874 struct bfe_hw_stats *stats; 1875 int error, result; 1876 1877 result = -1; 1878 error = sysctl_handle_int(oidp, &result, 0, req); 1879 1880 if (error != 0 || req->newptr == NULL) 1881 return (error); 1882 1883 if (result != 1) 1884 return (error); 1885 1886 sc = (struct bfe_softc *)arg1; 1887 stats = &sc->bfe_stats; 1888 1889 printf("%s statistics:\n", device_get_nameunit(sc->bfe_dev)); 1890 printf("Transmit good octets : %ju\n", 1891 (uintmax_t)stats->tx_good_octets); 1892 printf("Transmit good frames : %ju\n", 1893 (uintmax_t)stats->tx_good_frames); 1894 printf("Transmit octets : %ju\n", 1895 (uintmax_t)stats->tx_octets); 1896 printf("Transmit frames : %ju\n", 1897 (uintmax_t)stats->tx_frames); 1898 printf("Transmit broadcast frames : %ju\n", 1899 (uintmax_t)stats->tx_bcast_frames); 1900 printf("Transmit multicast frames : %ju\n", 1901 (uintmax_t)stats->tx_mcast_frames); 1902 printf("Transmit frames 64 bytes : %ju\n", 1903 (uint64_t)stats->tx_pkts_64); 1904 printf("Transmit frames 65 to 127 bytes : %ju\n", 1905 (uint64_t)stats->tx_pkts_65_127); 1906 printf("Transmit frames 128 to 255 bytes : %ju\n", 1907 (uint64_t)stats->tx_pkts_128_255); 1908 printf("Transmit frames 256 to 511 bytes : %ju\n", 1909 (uint64_t)stats->tx_pkts_256_511); 1910 printf("Transmit frames 512 to 1023 bytes : %ju\n", 1911 (uint64_t)stats->tx_pkts_512_1023); 1912 printf("Transmit frames 1024 to max bytes : %ju\n", 1913 (uint64_t)stats->tx_pkts_1024_max); 1914 printf("Transmit jabber errors : %u\n", stats->tx_jabbers); 1915 printf("Transmit oversized frames : %ju\n", 1916 (uint64_t)stats->tx_oversize_frames); 1917 printf("Transmit fragmented frames : %ju\n", 1918 (uint64_t)stats->tx_frag_frames); 1919 printf("Transmit underruns : %u\n", stats->tx_colls); 1920 printf("Transmit total collisions : %u\n", stats->tx_single_colls); 1921 printf("Transmit single collisions : %u\n", stats->tx_single_colls); 1922 printf("Transmit multiple collisions : %u\n", stats->tx_multi_colls); 1923 printf("Transmit excess collisions : %u\n", stats->tx_excess_colls); 1924 printf("Transmit late collisions : %u\n", stats->tx_late_colls); 1925 printf("Transmit deferrals : %u\n", stats->tx_deferrals); 1926 printf("Transmit carrier losts : %u\n", stats->tx_carrier_losts); 1927 printf("Transmit pause frames : %u\n", stats->tx_pause_frames); 1928 1929 printf("Receive good octets : %ju\n", 1930 (uintmax_t)stats->rx_good_octets); 1931 printf("Receive good frames : %ju\n", 1932 (uintmax_t)stats->rx_good_frames); 1933 printf("Receive octets : %ju\n", 1934 (uintmax_t)stats->rx_octets); 1935 printf("Receive frames : %ju\n", 1936 (uintmax_t)stats->rx_frames); 1937 printf("Receive broadcast frames : %ju\n", 1938 (uintmax_t)stats->rx_bcast_frames); 1939 printf("Receive multicast frames : %ju\n", 1940 (uintmax_t)stats->rx_mcast_frames); 1941 printf("Receive frames 64 bytes : %ju\n", 1942 (uint64_t)stats->rx_pkts_64); 1943 printf("Receive frames 65 to 127 bytes : %ju\n", 1944 (uint64_t)stats->rx_pkts_65_127); 1945 printf("Receive frames 128 to 255 bytes : %ju\n", 1946 (uint64_t)stats->rx_pkts_128_255); 1947 printf("Receive frames 256 to 511 bytes : %ju\n", 1948 (uint64_t)stats->rx_pkts_256_511); 1949 printf("Receive frames 512 to 1023 bytes : %ju\n", 1950 (uint64_t)stats->rx_pkts_512_1023); 1951 printf("Receive frames 1024 to max bytes : %ju\n", 1952 (uint64_t)stats->rx_pkts_1024_max); 1953 printf("Receive jabber errors : %u\n", stats->rx_jabbers); 1954 printf("Receive oversized frames : %ju\n", 1955 (uint64_t)stats->rx_oversize_frames); 1956 printf("Receive fragmented frames : %ju\n", 1957 (uint64_t)stats->rx_frag_frames); 1958 printf("Receive missed frames : %u\n", stats->rx_missed_frames); 1959 printf("Receive CRC align errors : %u\n", stats->rx_crc_align_errs); 1960 printf("Receive undersized frames : %u\n", stats->rx_runts); 1961 printf("Receive CRC errors : %u\n", stats->rx_crc_errs); 1962 printf("Receive align errors : %u\n", stats->rx_align_errs); 1963 printf("Receive symbol errors : %u\n", stats->rx_symbol_errs); 1964 printf("Receive pause frames : %u\n", stats->rx_pause_frames); 1965 printf("Receive control frames : %u\n", stats->rx_control_frames); 1966 1967 return (error); 1968 } 1969