xref: /freebsd/sys/contrib/device-tree/src/powerpc/ps3.dts (revision 2da066ef6d85d3f7cd8aaec14369d66254836536)
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 *  PS3 Game Console device tree.
4 *
5 *  Copyright (C) 2007 Sony Computer Entertainment Inc.
6 *  Copyright 2007 Sony Corp.
7 */
8
9/dts-v1/;
10
11/ {
12	model = "SonyPS3";
13	compatible = "sony,ps3";
14	#size-cells = <2>;
15	#address-cells = <2>;
16
17	chosen {
18	};
19
20	/*
21	 * We'll get the size of the bootmem block from lv1 after startup,
22	 * so we'll put a null entry here.
23	 */
24
25	memory {
26		device_type = "memory";
27		reg = <0x00000000 0x00000000 0x00000000 0x00000000>;
28	};
29
30	/*
31	 * The boot cpu is always zero for PS3.
32	 *
33	 * dtc expects a clock-frequency and timebase-frequency entries, so
34	 * we'll put a null entries here.  These will be initialized after
35	 * startup with data from lv1.
36	 *
37	 * Seems the only way currently to indicate a processor has multiple
38	 * threads is with an ibm,ppc-interrupt-server#s entry.  We'll put one
39	 * here so we can bring up both of ours.  See smp_setup_cpu_maps().
40	 */
41
42	cpus {
43		#size-cells = <0>;
44		#address-cells = <1>;
45
46		cpu@0 {
47			device_type = "cpu";
48			reg = <0x00000000>;
49			ibm,ppc-interrupt-server#s = <0x0 0x1>;
50			clock-frequency = <0>;
51			timebase-frequency = <0>;
52			i-cache-size = <32768>;
53			d-cache-size = <32768>;
54			i-cache-line-size = <128>;
55			d-cache-line-size = <128>;
56		};
57	};
58};
59