xref: /freebsd/sys/contrib/device-tree/include/dt-bindings/reset/sun55i-a523-ccu.h (revision 8ccc0d235c226d84112561d453c49904398d085c)
1*8ccc0d23SEmmanuel Vadot /* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */
2*8ccc0d23SEmmanuel Vadot /*
3*8ccc0d23SEmmanuel Vadot  * Copyright (c) 2024 Arm Ltd.
4*8ccc0d23SEmmanuel Vadot  */
5*8ccc0d23SEmmanuel Vadot 
6*8ccc0d23SEmmanuel Vadot #ifndef _DT_BINDINGS_RST_SUN55I_A523_CCU_H_
7*8ccc0d23SEmmanuel Vadot #define _DT_BINDINGS_RST_SUN55I_A523_CCU_H_
8*8ccc0d23SEmmanuel Vadot 
9*8ccc0d23SEmmanuel Vadot #define RST_MBUS		0
10*8ccc0d23SEmmanuel Vadot #define RST_BUS_NSI		1
11*8ccc0d23SEmmanuel Vadot #define RST_BUS_DE		2
12*8ccc0d23SEmmanuel Vadot #define RST_BUS_DI		3
13*8ccc0d23SEmmanuel Vadot #define RST_BUS_G2D		4
14*8ccc0d23SEmmanuel Vadot #define RST_BUS_SYS		5
15*8ccc0d23SEmmanuel Vadot #define RST_BUS_GPU		6
16*8ccc0d23SEmmanuel Vadot #define RST_BUS_CE		7
17*8ccc0d23SEmmanuel Vadot #define RST_BUS_SYS_CE		8
18*8ccc0d23SEmmanuel Vadot #define RST_BUS_VE		9
19*8ccc0d23SEmmanuel Vadot #define RST_BUS_DMA		10
20*8ccc0d23SEmmanuel Vadot #define RST_BUS_MSGBOX		11
21*8ccc0d23SEmmanuel Vadot #define RST_BUS_SPINLOCK	12
22*8ccc0d23SEmmanuel Vadot #define RST_BUS_CPUXTIMER	13
23*8ccc0d23SEmmanuel Vadot #define RST_BUS_DBG		14
24*8ccc0d23SEmmanuel Vadot #define RST_BUS_PWM0		15
25*8ccc0d23SEmmanuel Vadot #define RST_BUS_PWM1		16
26*8ccc0d23SEmmanuel Vadot #define RST_BUS_DRAM		17
27*8ccc0d23SEmmanuel Vadot #define RST_BUS_NAND		18
28*8ccc0d23SEmmanuel Vadot #define RST_BUS_MMC0		19
29*8ccc0d23SEmmanuel Vadot #define RST_BUS_MMC1		20
30*8ccc0d23SEmmanuel Vadot #define RST_BUS_MMC2		21
31*8ccc0d23SEmmanuel Vadot #define RST_BUS_SYSDAP		22
32*8ccc0d23SEmmanuel Vadot #define RST_BUS_UART0		23
33*8ccc0d23SEmmanuel Vadot #define RST_BUS_UART1		24
34*8ccc0d23SEmmanuel Vadot #define RST_BUS_UART2		25
35*8ccc0d23SEmmanuel Vadot #define RST_BUS_UART3		26
36*8ccc0d23SEmmanuel Vadot #define RST_BUS_UART4		27
37*8ccc0d23SEmmanuel Vadot #define RST_BUS_UART5		28
38*8ccc0d23SEmmanuel Vadot #define RST_BUS_UART6		29
39*8ccc0d23SEmmanuel Vadot #define RST_BUS_UART7		30
40*8ccc0d23SEmmanuel Vadot #define RST_BUS_I2C0		31
41*8ccc0d23SEmmanuel Vadot #define RST_BUS_I2C1		32
42*8ccc0d23SEmmanuel Vadot #define RST_BUS_I2C2		33
43*8ccc0d23SEmmanuel Vadot #define RST_BUS_I2C3		34
44*8ccc0d23SEmmanuel Vadot #define RST_BUS_I2C4		35
45*8ccc0d23SEmmanuel Vadot #define RST_BUS_I2C5		36
46*8ccc0d23SEmmanuel Vadot #define RST_BUS_CAN		37
47*8ccc0d23SEmmanuel Vadot #define RST_BUS_SPI0		38
48*8ccc0d23SEmmanuel Vadot #define RST_BUS_SPI1		39
49*8ccc0d23SEmmanuel Vadot #define RST_BUS_SPI2		40
50*8ccc0d23SEmmanuel Vadot #define RST_BUS_SPIFC		41
51*8ccc0d23SEmmanuel Vadot #define RST_BUS_EMAC0		42
52*8ccc0d23SEmmanuel Vadot #define RST_BUS_EMAC1		43
53*8ccc0d23SEmmanuel Vadot #define RST_BUS_IR_RX		44
54*8ccc0d23SEmmanuel Vadot #define RST_BUS_IR_TX		45
55*8ccc0d23SEmmanuel Vadot #define RST_BUS_GPADC0		46
56*8ccc0d23SEmmanuel Vadot #define RST_BUS_GPADC1		47
57*8ccc0d23SEmmanuel Vadot #define RST_BUS_THS		48
58*8ccc0d23SEmmanuel Vadot #define RST_USB_PHY0		49
59*8ccc0d23SEmmanuel Vadot #define RST_USB_PHY1		50
60*8ccc0d23SEmmanuel Vadot #define RST_BUS_OHCI0		51
61*8ccc0d23SEmmanuel Vadot #define RST_BUS_OHCI1		52
62*8ccc0d23SEmmanuel Vadot #define RST_BUS_EHCI0		53
63*8ccc0d23SEmmanuel Vadot #define RST_BUS_EHCI1		54
64*8ccc0d23SEmmanuel Vadot #define RST_BUS_OTG		55
65*8ccc0d23SEmmanuel Vadot #define RST_BUS_3		56
66*8ccc0d23SEmmanuel Vadot #define RST_BUS_LRADC		57
67*8ccc0d23SEmmanuel Vadot #define RST_BUS_PCIE_USB3	58
68*8ccc0d23SEmmanuel Vadot #define RST_BUS_DISPLAY0_TOP	59
69*8ccc0d23SEmmanuel Vadot #define RST_BUS_DISPLAY1_TOP	60
70*8ccc0d23SEmmanuel Vadot #define RST_BUS_HDMI_MAIN	61
71*8ccc0d23SEmmanuel Vadot #define RST_BUS_HDMI_SUB	62
72*8ccc0d23SEmmanuel Vadot #define RST_BUS_MIPI_DSI0	63
73*8ccc0d23SEmmanuel Vadot #define RST_BUS_MIPI_DSI1	64
74*8ccc0d23SEmmanuel Vadot #define RST_BUS_TCON_LCD0	65
75*8ccc0d23SEmmanuel Vadot #define RST_BUS_TCON_LCD1	66
76*8ccc0d23SEmmanuel Vadot #define RST_BUS_TCON_LCD2	67
77*8ccc0d23SEmmanuel Vadot #define RST_BUS_TCON_TV0	68
78*8ccc0d23SEmmanuel Vadot #define RST_BUS_TCON_TV1	69
79*8ccc0d23SEmmanuel Vadot #define RST_BUS_LVDS0		70
80*8ccc0d23SEmmanuel Vadot #define RST_BUS_LVDS1		71
81*8ccc0d23SEmmanuel Vadot #define RST_BUS_EDP		72
82*8ccc0d23SEmmanuel Vadot #define RST_BUS_VIDEO_OUT0	73
83*8ccc0d23SEmmanuel Vadot #define RST_BUS_VIDEO_OUT1	74
84*8ccc0d23SEmmanuel Vadot #define RST_BUS_LEDC		75
85*8ccc0d23SEmmanuel Vadot #define RST_BUS_CSI		76
86*8ccc0d23SEmmanuel Vadot #define RST_BUS_ISP		77
87*8ccc0d23SEmmanuel Vadot 
88*8ccc0d23SEmmanuel Vadot #endif /* _DT_BINDINGS_RST_SUN55I_A523_CCU_H_ */
89