1 /* SPDX-License-Identifier: GPL-2.0-only */ 2 /* 3 * Copyright (C) 2016 Intel Corporation. All rights reserved 4 * Copyright (C) 2016 Altera Corporation. All rights reserved 5 * 6 * derived from Steffen Trumtrar's "altr,rst-mgr-a10.h" 7 */ 8 9 #ifndef _DT_BINDINGS_RESET_ALTR_RST_MGR_S10_H 10 #define _DT_BINDINGS_RESET_ALTR_RST_MGR_S10_H 11 12 /* MPUMODRST */ 13 #define CPU0_RESET 0 14 #define CPU1_RESET 1 15 #define CPU2_RESET 2 16 #define CPU3_RESET 3 17 18 /* PER0MODRST */ 19 #define EMAC0_RESET 32 20 #define EMAC1_RESET 33 21 #define EMAC2_RESET 34 22 #define USB0_RESET 35 23 #define USB1_RESET 36 24 #define NAND_RESET 37 25 /* 38 is empty */ 26 #define SDMMC_RESET 39 27 #define EMAC0_OCP_RESET 40 28 #define EMAC1_OCP_RESET 41 29 #define EMAC2_OCP_RESET 42 30 #define USB0_OCP_RESET 43 31 #define USB1_OCP_RESET 44 32 #define NAND_OCP_RESET 45 33 /* 46 is empty */ 34 #define SDMMC_OCP_RESET 47 35 #define DMA_RESET 48 36 #define SPIM0_RESET 49 37 #define SPIM1_RESET 50 38 #define SPIS0_RESET 51 39 #define SPIS1_RESET 52 40 #define DMA_OCP_RESET 53 41 #define EMAC_PTP_RESET 54 42 /* 55 is empty*/ 43 #define DMAIF0_RESET 56 44 #define DMAIF1_RESET 57 45 #define DMAIF2_RESET 58 46 #define DMAIF3_RESET 59 47 #define DMAIF4_RESET 60 48 #define DMAIF5_RESET 61 49 #define DMAIF6_RESET 62 50 #define DMAIF7_RESET 63 51 52 /* PER1MODRST */ 53 #define WATCHDOG0_RESET 64 54 #define WATCHDOG1_RESET 65 55 #define WATCHDOG2_RESET 66 56 #define WATCHDOG3_RESET 67 57 #define L4SYSTIMER0_RESET 68 58 #define L4SYSTIMER1_RESET 69 59 #define SPTIMER0_RESET 70 60 #define SPTIMER1_RESET 71 61 #define I2C0_RESET 72 62 #define I2C1_RESET 73 63 #define I2C2_RESET 74 64 #define I2C3_RESET 75 65 #define I2C4_RESET 76 66 /* 77-79 is empty */ 67 #define UART0_RESET 80 68 #define UART1_RESET 81 69 /* 82-87 is empty */ 70 #define GPIO0_RESET 88 71 #define GPIO1_RESET 89 72 73 /* BRGMODRST */ 74 #define SOC2FPGA_RESET 96 75 #define LWHPS2FPGA_RESET 97 76 #define FPGA2SOC_RESET 98 77 #define F2SSDRAM0_RESET 99 78 #define F2SSDRAM1_RESET 100 79 #define F2SSDRAM2_RESET 101 80 #define DDRSCH_RESET 102 81 82 /* COLDMODRST */ 83 #define CPUPO0_RESET 160 84 #define CPUPO1_RESET 161 85 #define CPUPO2_RESET 162 86 #define CPUPO3_RESET 163 87 /* 164-167 is empty */ 88 #define L2_RESET 168 89 90 /* DBGMODRST */ 91 #define DBG_RESET 224 92 #define CSDAP_RESET 225 93 94 /* TAPMODRST */ 95 #define TAP_RESET 256 96 97 #endif 98