1 /* SPDX-License-Identifier: GPL-2.0 */ 2 /* 3 * Copyright 2018-2019 NXP 4 */ 5 6 #ifndef __DT_BINDINGS_CLOCK_IMX8MN_H 7 #define __DT_BINDINGS_CLOCK_IMX8MN_H 8 9 #define IMX8MN_CLK_DUMMY 0 10 #define IMX8MN_CLK_32K 1 11 #define IMX8MN_CLK_24M 2 12 #define IMX8MN_OSC_HDMI_CLK 3 13 #define IMX8MN_CLK_EXT1 4 14 #define IMX8MN_CLK_EXT2 5 15 #define IMX8MN_CLK_EXT3 6 16 #define IMX8MN_CLK_EXT4 7 17 #define IMX8MN_AUDIO_PLL1_REF_SEL 8 18 #define IMX8MN_AUDIO_PLL2_REF_SEL 9 19 #define IMX8MN_VIDEO_PLL1_REF_SEL 10 20 #define IMX8MN_DRAM_PLL_REF_SEL 11 21 #define IMX8MN_GPU_PLL_REF_SEL 12 22 #define IMX8MN_VPU_PLL_REF_SEL 13 23 #define IMX8MN_ARM_PLL_REF_SEL 14 24 #define IMX8MN_SYS_PLL1_REF_SEL 15 25 #define IMX8MN_SYS_PLL2_REF_SEL 16 26 #define IMX8MN_SYS_PLL3_REF_SEL 17 27 #define IMX8MN_AUDIO_PLL1 18 28 #define IMX8MN_AUDIO_PLL2 19 29 #define IMX8MN_VIDEO_PLL1 20 30 #define IMX8MN_DRAM_PLL 21 31 #define IMX8MN_GPU_PLL 22 32 #define IMX8MN_VPU_PLL 23 33 #define IMX8MN_ARM_PLL 24 34 #define IMX8MN_SYS_PLL1 25 35 #define IMX8MN_SYS_PLL2 26 36 #define IMX8MN_SYS_PLL3 27 37 #define IMX8MN_AUDIO_PLL1_BYPASS 28 38 #define IMX8MN_AUDIO_PLL2_BYPASS 29 39 #define IMX8MN_VIDEO_PLL1_BYPASS 30 40 #define IMX8MN_DRAM_PLL_BYPASS 31 41 #define IMX8MN_GPU_PLL_BYPASS 32 42 #define IMX8MN_VPU_PLL_BYPASS 33 43 #define IMX8MN_ARM_PLL_BYPASS 34 44 #define IMX8MN_SYS_PLL1_BYPASS 35 45 #define IMX8MN_SYS_PLL2_BYPASS 36 46 #define IMX8MN_SYS_PLL3_BYPASS 37 47 #define IMX8MN_AUDIO_PLL1_OUT 38 48 #define IMX8MN_AUDIO_PLL2_OUT 39 49 #define IMX8MN_VIDEO_PLL1_OUT 40 50 #define IMX8MN_DRAM_PLL_OUT 41 51 #define IMX8MN_GPU_PLL_OUT 42 52 #define IMX8MN_VPU_PLL_OUT 43 53 #define IMX8MN_ARM_PLL_OUT 44 54 #define IMX8MN_SYS_PLL1_OUT 45 55 #define IMX8MN_SYS_PLL2_OUT 46 56 #define IMX8MN_SYS_PLL3_OUT 47 57 #define IMX8MN_SYS_PLL1_40M 48 58 #define IMX8MN_SYS_PLL1_80M 49 59 #define IMX8MN_SYS_PLL1_100M 50 60 #define IMX8MN_SYS_PLL1_133M 51 61 #define IMX8MN_SYS_PLL1_160M 52 62 #define IMX8MN_SYS_PLL1_200M 53 63 #define IMX8MN_SYS_PLL1_266M 54 64 #define IMX8MN_SYS_PLL1_400M 55 65 #define IMX8MN_SYS_PLL1_800M 56 66 #define IMX8MN_SYS_PLL2_50M 57 67 #define IMX8MN_SYS_PLL2_100M 58 68 #define IMX8MN_SYS_PLL2_125M 59 69 #define IMX8MN_SYS_PLL2_166M 60 70 #define IMX8MN_SYS_PLL2_200M 61 71 #define IMX8MN_SYS_PLL2_250M 62 72 #define IMX8MN_SYS_PLL2_333M 63 73 #define IMX8MN_SYS_PLL2_500M 64 74 #define IMX8MN_SYS_PLL2_1000M 65 75 76 /* CORE CLOCK ROOT */ 77 #define IMX8MN_CLK_A53_SRC 66 78 #define IMX8MN_CLK_GPU_CORE_SRC 67 79 #define IMX8MN_CLK_GPU_SHADER_SRC 68 80 #define IMX8MN_CLK_A53_CG 69 81 #define IMX8MN_CLK_GPU_CORE_CG 70 82 #define IMX8MN_CLK_GPU_SHADER_CG 71 83 #define IMX8MN_CLK_A53_DIV 72 84 #define IMX8MN_CLK_GPU_CORE_DIV 73 85 #define IMX8MN_CLK_GPU_SHADER_DIV 74 86 87 /* BUS CLOCK ROOT */ 88 #define IMX8MN_CLK_MAIN_AXI 75 89 #define IMX8MN_CLK_ENET_AXI 76 90 #define IMX8MN_CLK_NAND_USDHC_BUS 77 91 #define IMX8MN_CLK_DISP_AXI 78 92 #define IMX8MN_CLK_DISP_APB 79 93 #define IMX8MN_CLK_USB_BUS 80 94 #define IMX8MN_CLK_GPU_AXI 81 95 #define IMX8MN_CLK_GPU_AHB 82 96 #define IMX8MN_CLK_NOC 83 97 #define IMX8MN_CLK_AHB 84 98 #define IMX8MN_CLK_AUDIO_AHB 85 99 100 /* IPG CLOCK ROOT */ 101 #define IMX8MN_CLK_IPG_ROOT 86 102 #define IMX8MN_CLK_IPG_AUDIO_ROOT 87 103 104 /* IP */ 105 #define IMX8MN_CLK_DRAM_CORE 88 106 #define IMX8MN_CLK_DRAM_ALT 89 107 #define IMX8MN_CLK_DRAM_APB 90 108 #define IMX8MN_CLK_DRAM_ALT_ROOT 91 109 #define IMX8MN_CLK_DISP_PIXEL 92 110 #define IMX8MN_CLK_SAI2 93 111 #define IMX8MN_CLK_SAI3 94 112 #define IMX8MN_CLK_SAI5 95 113 #define IMX8MN_CLK_SAI6 96 114 #define IMX8MN_CLK_SPDIF1 97 115 #define IMX8MN_CLK_ENET_REF 98 116 #define IMX8MN_CLK_ENET_TIMER 99 117 #define IMX8MN_CLK_ENET_PHY_REF 100 118 #define IMX8MN_CLK_NAND 101 119 #define IMX8MN_CLK_QSPI 102 120 #define IMX8MN_CLK_USDHC1 103 121 #define IMX8MN_CLK_USDHC2 104 122 #define IMX8MN_CLK_I2C1 105 123 #define IMX8MN_CLK_I2C2 106 124 #define IMX8MN_CLK_I2C3 107 125 #define IMX8MN_CLK_I2C4 108 126 #define IMX8MN_CLK_UART1 109 127 #define IMX8MN_CLK_UART2 110 128 #define IMX8MN_CLK_UART3 111 129 #define IMX8MN_CLK_UART4 112 130 #define IMX8MN_CLK_USB_CORE_REF 113 131 #define IMX8MN_CLK_USB_PHY_REF 114 132 #define IMX8MN_CLK_ECSPI1 115 133 #define IMX8MN_CLK_ECSPI2 116 134 #define IMX8MN_CLK_PWM1 117 135 #define IMX8MN_CLK_PWM2 118 136 #define IMX8MN_CLK_PWM3 119 137 #define IMX8MN_CLK_PWM4 120 138 #define IMX8MN_CLK_WDOG 121 139 #define IMX8MN_CLK_WRCLK 122 140 #define IMX8MN_CLK_CLKO1 123 141 #define IMX8MN_CLK_CLKO2 124 142 #define IMX8MN_CLK_DSI_CORE 125 143 #define IMX8MN_CLK_DSI_PHY_REF 126 144 #define IMX8MN_CLK_DSI_DBI 127 145 #define IMX8MN_CLK_USDHC3 128 146 #define IMX8MN_CLK_CAMERA_PIXEL 129 147 #define IMX8MN_CLK_CSI1_PHY_REF 130 148 #define IMX8MN_CLK_CSI2_PHY_REF 131 149 #define IMX8MN_CLK_CSI2_ESC 132 150 #define IMX8MN_CLK_ECSPI3 133 151 #define IMX8MN_CLK_PDM 134 152 #define IMX8MN_CLK_SAI7 135 153 154 #define IMX8MN_CLK_ECSPI1_ROOT 136 155 #define IMX8MN_CLK_ECSPI2_ROOT 137 156 #define IMX8MN_CLK_ECSPI3_ROOT 138 157 #define IMX8MN_CLK_ENET1_ROOT 139 158 #define IMX8MN_CLK_GPIO1_ROOT 140 159 #define IMX8MN_CLK_GPIO2_ROOT 141 160 #define IMX8MN_CLK_GPIO3_ROOT 142 161 #define IMX8MN_CLK_GPIO4_ROOT 143 162 #define IMX8MN_CLK_GPIO5_ROOT 144 163 #define IMX8MN_CLK_I2C1_ROOT 145 164 #define IMX8MN_CLK_I2C2_ROOT 146 165 #define IMX8MN_CLK_I2C3_ROOT 147 166 #define IMX8MN_CLK_I2C4_ROOT 148 167 #define IMX8MN_CLK_MU_ROOT 149 168 #define IMX8MN_CLK_OCOTP_ROOT 150 169 #define IMX8MN_CLK_PWM1_ROOT 151 170 #define IMX8MN_CLK_PWM2_ROOT 152 171 #define IMX8MN_CLK_PWM3_ROOT 153 172 #define IMX8MN_CLK_PWM4_ROOT 154 173 #define IMX8MN_CLK_QSPI_ROOT 155 174 #define IMX8MN_CLK_NAND_ROOT 156 175 #define IMX8MN_CLK_SAI2_ROOT 157 176 #define IMX8MN_CLK_SAI2_IPG 158 177 #define IMX8MN_CLK_SAI3_ROOT 159 178 #define IMX8MN_CLK_SAI3_IPG 160 179 #define IMX8MN_CLK_SAI5_ROOT 161 180 #define IMX8MN_CLK_SAI5_IPG 162 181 #define IMX8MN_CLK_SAI6_ROOT 163 182 #define IMX8MN_CLK_SAI6_IPG 164 183 #define IMX8MN_CLK_SAI7_ROOT 165 184 #define IMX8MN_CLK_SAI7_IPG 166 185 #define IMX8MN_CLK_SDMA1_ROOT 167 186 #define IMX8MN_CLK_SDMA2_ROOT 168 187 #define IMX8MN_CLK_UART1_ROOT 169 188 #define IMX8MN_CLK_UART2_ROOT 170 189 #define IMX8MN_CLK_UART3_ROOT 171 190 #define IMX8MN_CLK_UART4_ROOT 172 191 #define IMX8MN_CLK_USB1_CTRL_ROOT 173 192 #define IMX8MN_CLK_USDHC1_ROOT 174 193 #define IMX8MN_CLK_USDHC2_ROOT 175 194 #define IMX8MN_CLK_WDOG1_ROOT 176 195 #define IMX8MN_CLK_WDOG2_ROOT 177 196 #define IMX8MN_CLK_WDOG3_ROOT 178 197 #define IMX8MN_CLK_GPU_BUS_ROOT 179 198 #define IMX8MN_CLK_ASRC_ROOT 180 199 #define IMX8MN_CLK_GPU3D_ROOT 181 200 #define IMX8MN_CLK_PDM_ROOT 182 201 #define IMX8MN_CLK_PDM_IPG 183 202 #define IMX8MN_CLK_DISP_AXI_ROOT 184 203 #define IMX8MN_CLK_DISP_APB_ROOT 185 204 #define IMX8MN_CLK_DISP_PIXEL_ROOT 186 205 #define IMX8MN_CLK_CAMERA_PIXEL_ROOT 187 206 #define IMX8MN_CLK_USDHC3_ROOT 188 207 #define IMX8MN_CLK_SDMA3_ROOT 189 208 #define IMX8MN_CLK_TMU_ROOT 190 209 #define IMX8MN_CLK_ARM 191 210 #define IMX8MN_CLK_NAND_USDHC_BUS_RAWNAND_CLK 192 211 #define IMX8MN_CLK_GPU_CORE_ROOT 193 212 #define IMX8MN_CLK_GIC 194 213 214 #define IMX8MN_SYS_PLL1_40M_CG 195 215 #define IMX8MN_SYS_PLL1_80M_CG 196 216 #define IMX8MN_SYS_PLL1_100M_CG 197 217 #define IMX8MN_SYS_PLL1_133M_CG 198 218 #define IMX8MN_SYS_PLL1_160M_CG 199 219 #define IMX8MN_SYS_PLL1_200M_CG 200 220 #define IMX8MN_SYS_PLL1_266M_CG 201 221 #define IMX8MN_SYS_PLL1_400M_CG 202 222 #define IMX8MN_SYS_PLL2_50M_CG 203 223 #define IMX8MN_SYS_PLL2_100M_CG 204 224 #define IMX8MN_SYS_PLL2_125M_CG 205 225 #define IMX8MN_SYS_PLL2_166M_CG 206 226 #define IMX8MN_SYS_PLL2_200M_CG 207 227 #define IMX8MN_SYS_PLL2_250M_CG 208 228 #define IMX8MN_SYS_PLL2_333M_CG 209 229 #define IMX8MN_SYS_PLL2_500M_CG 210 230 231 #define IMX8MN_CLK_SNVS_ROOT 211 232 #define IMX8MN_CLK_GPU_CORE 212 233 #define IMX8MN_CLK_GPU_SHADER 213 234 235 #define IMX8MN_CLK_A53_CORE 214 236 237 #define IMX8MN_CLK_CLKOUT1_SEL 215 238 #define IMX8MN_CLK_CLKOUT1_DIV 216 239 #define IMX8MN_CLK_CLKOUT1 217 240 #define IMX8MN_CLK_CLKOUT2_SEL 218 241 #define IMX8MN_CLK_CLKOUT2_DIV 219 242 #define IMX8MN_CLK_CLKOUT2 220 243 244 #define IMX8MN_CLK_M7_CORE 221 245 246 #define IMX8MN_CLK_GPT_3M 222 247 #define IMX8MN_CLK_GPT1 223 248 #define IMX8MN_CLK_GPT1_ROOT 224 249 #define IMX8MN_CLK_GPT2 225 250 #define IMX8MN_CLK_GPT2_ROOT 226 251 #define IMX8MN_CLK_GPT3 227 252 #define IMX8MN_CLK_GPT3_ROOT 228 253 #define IMX8MN_CLK_GPT4 229 254 #define IMX8MN_CLK_GPT4_ROOT 230 255 #define IMX8MN_CLK_GPT5 231 256 #define IMX8MN_CLK_GPT5_ROOT 232 257 #define IMX8MN_CLK_GPT6 233 258 #define IMX8MN_CLK_GPT6_ROOT 234 259 260 #define IMX8MN_CLK_END 235 261 262 #endif 263