xref: /freebsd/sys/contrib/device-tree/Bindings/interrupt-controller/ti,omap4-wugen-mpu.txt (revision 2846c90520eb4cc74e24d586a0ea0f4a0006bc73)
1*2846c905SEmmanuel VadotTI OMAP4 Wake-up Generator
2*2846c905SEmmanuel Vadot
3*2846c905SEmmanuel VadotAll TI OMAP4/5 (and their derivatives) an interrupt controller that
4*2846c905SEmmanuel Vadotroutes interrupts to the GIC, and also serves as a wakeup source. It
5*2846c905SEmmanuel Vadotis also referred to as "WUGEN-MPU", hence the name of the binding.
6*2846c905SEmmanuel Vadot
7*2846c905SEmmanuel VadotRequired properties:
8*2846c905SEmmanuel Vadot
9*2846c905SEmmanuel Vadot- compatible : should contain at least "ti,omap4-wugen-mpu" or
10*2846c905SEmmanuel Vadot  "ti,omap5-wugen-mpu"
11*2846c905SEmmanuel Vadot- reg : Specifies base physical address and size of the registers.
12*2846c905SEmmanuel Vadot- interrupt-controller : Identifies the node as an interrupt controller.
13*2846c905SEmmanuel Vadot- #interrupt-cells : Specifies the number of cells needed to encode an
14*2846c905SEmmanuel Vadot  interrupt source. The value must be 3.
15*2846c905SEmmanuel Vadot
16*2846c905SEmmanuel VadotNotes:
17*2846c905SEmmanuel Vadot
18*2846c905SEmmanuel Vadot- Because this HW ultimately routes interrupts to the GIC, the
19*2846c905SEmmanuel Vadot  interrupt specifier must be that of the GIC.
20*2846c905SEmmanuel Vadot- Only SPIs can use the WUGEN as an interrupt parent. SGIs and PPIs
21*2846c905SEmmanuel Vadot  are explicitly forbidden.
22*2846c905SEmmanuel Vadot
23*2846c905SEmmanuel VadotExample:
24*2846c905SEmmanuel Vadot
25*2846c905SEmmanuel Vadot       wakeupgen: interrupt-controller@48281000 {
26*2846c905SEmmanuel Vadot               compatible = "ti,omap5-wugen-mpu", "ti,omap4-wugen-mpu";
27*2846c905SEmmanuel Vadot               interrupt-controller;
28*2846c905SEmmanuel Vadot               #interrupt-cells = <3>;
29*2846c905SEmmanuel Vadot               reg = <0x48281000 0x1000>;
30*2846c905SEmmanuel Vadot               interrupt-parent = <&gic>;
31*2846c905SEmmanuel Vadot       };
32