1Synopsys DesignWare HDMI TX Encoder 2=================================== 3 4This document defines device tree properties for the Synopsys DesignWare HDMI 5TX Encoder (DWC HDMI TX). It doesn't constitue a device tree binding 6specification by itself but is meant to be referenced by platform-specific 7device tree bindings. 8 9When referenced from platform device tree bindings the properties defined in 10this document are defined as follows. The platform device tree bindings are 11responsible for defining whether each property is required or optional. 12 13- reg: Memory mapped base address and length of the DWC HDMI TX registers. 14 15- reg-io-width: Width of the registers specified by the reg property. The 16 value is expressed in bytes and must be equal to 1 or 4 if specified. The 17 register width defaults to 1 if the property is not present. 18 19- interrupts: Reference to the DWC HDMI TX interrupt. 20 21- clocks: References to all the clocks specified in the clock-names property 22 as specified in Documentation/devicetree/bindings/clock/clock-bindings.txt. 23 24- clock-names: The DWC HDMI TX uses the following clocks. 25 26 - "iahb" is the bus clock for either AHB and APB (mandatory). 27 - "isfr" is the internal register configuration clock (mandatory). 28 - "cec" is the HDMI CEC controller main clock (optional). 29 30- ports: The connectivity of the DWC HDMI TX with the rest of the system is 31 expressed in using ports as specified in the device graph bindings defined 32 in Documentation/devicetree/bindings/graph.txt. The numbering of the ports 33 is platform-specific. 34